Prosecution Insights
Last updated: April 19, 2026
Application No. 17/544,221

SEMICONDUCTOR DEVICE INCLUDING AN ANTENNA

Non-Final OA §112
Filed
Dec 07, 2021
Examiner
HSIEH, HSIN YI
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Infineon Technologies AG
OA Round
9 (Non-Final)
51%
Grant Probability
Moderate
9-10
OA Rounds
3y 10m
To Grant
57%
With Interview

Examiner Intelligence

Grants 51% of resolved cases
51%
Career Allow Rate
321 granted / 631 resolved
-17.1% vs TC avg
Moderate +6% lift
Without
With
+6.2%
Interview Lift
resolved cases with interview
Typical timeline
3y 10m
Avg Prosecution
57 currently pending
Career history
688
Total Applications
across all art units

Statute-Specific Performance

§103
39.3%
-0.7% vs TC avg
§102
23.1%
-16.9% vs TC avg
§112
35.3%
-4.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 631 resolved cases

Office Action

§112
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 12/15/2025 has been entered. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1, 3-5, 7-11, 14-15, 18-23 and 27 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 1 recites the limitation “wherein the RF signal feed is disposed only within the footprint of the semiconductor chip and not outside of the footprint of the semiconductor chip” in the last two lines of the claim, which lacks the full support of the original disclosure. This limitation is a negative limitation. Any negative limitation or exclusionary proviso must have basis in the original disclosure (MPEP 2173.05(i)). The original specification does not disclose this limitation. Applicant elected Species I of Fig. 3A. Fig. 3A is a cross-sectional view of the device and does not give a complete view of the RF signal feed and the footprint of the semiconductor chip, which generally requires a top-down view of the device. Thus, the limitation lacks the full support of the original disclosure. Claim 11 recites the limitation “wherein the RF signal feed is disposed only within the footprint of the semiconductor chip and not outside of the footprint of the semiconductor chip” in the last two lines of the claim, which lacks the full support of the original disclosure. This limitation is a negative limitation. Any negative limitation or exclusionary proviso must have basis in the original disclosure (MPEP 2173.05(i)). The original specification does not disclose this limitation. Applicant elected Species I of Fig. 3A. Fig. 3A is a cross-sectional view of the device and does not give a complete view of the RF signal feed and the footprint of the semiconductor chip, which generally requires a top-down view of the device. Thus, the limitation lacks the full support of the original disclosure. Claims 3-5, 7-10, 14-15, 18-23 and 27 are rejected because they depend on the rejected claims 1 and 11. Response to Arguments Applicant’s amendments, filed 12/15/2025, overcome the rejections to claims 1, 3-5, 7-10 and 27 under 35 U.S.C. 112. The rejections to claims 1, 3-5, 7-10 and 27 under 35 U.S.C. 112 have been withdrawn. Applicant's arguments with respect to claims 1 and 11 have been considered but are moot in view of the new ground(s) of rejection. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Abdulla teach (US 2016/0197653 A1) passing the signals between the distributed memory integrated circuits using near field electromagnetic technology via loop antennas to eliminate the need for direct electrical contact in providing inter die communication. Any inquiry concerning this communication or earlier communications from the examiner should be directed to HSIN YI HSIEH whose telephone number is (571)270-3043. The examiner can normally be reached 8:30 - 5:00 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Zandra V Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /HSIN YI HSIEH/Primary Examiner, Art Unit 2899 2/19/2026
Read full office action

Prosecution Timeline

Dec 07, 2021
Application Filed
Mar 07, 2022
Response after Non-Final Action
Feb 24, 2023
Non-Final Rejection — §112
May 15, 2023
Response Filed
Aug 03, 2023
Final Rejection — §112
Aug 23, 2023
Response after Non-Final Action
Sep 25, 2023
Examiner Interview (Telephonic)
Sep 25, 2023
Response after Non-Final Action
Nov 07, 2023
Request for Continued Examination
Nov 10, 2023
Response after Non-Final Action
Jan 27, 2024
Non-Final Rejection — §112
Mar 25, 2024
Response Filed
Jun 30, 2024
Final Rejection — §112
Sep 04, 2024
Response after Non-Final Action
Sep 09, 2024
Response after Non-Final Action
Sep 23, 2024
Request for Continued Examination
Sep 25, 2024
Response after Non-Final Action
Sep 28, 2024
Non-Final Rejection — §112
Nov 25, 2024
Response Filed
Nov 25, 2024
Response after Non-Final Action
Dec 05, 2024
Response Filed
Mar 25, 2025
Final Rejection — §112
May 19, 2025
Response after Non-Final Action
Jun 03, 2025
Request for Continued Examination
Jun 05, 2025
Response after Non-Final Action
Jun 09, 2025
Non-Final Rejection — §112
Jul 28, 2025
Response Filed
Nov 17, 2025
Final Rejection — §112
Dec 15, 2025
Response after Non-Final Action
Feb 04, 2026
Request for Continued Examination
Feb 14, 2026
Response after Non-Final Action
Feb 19, 2026
Non-Final Rejection — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12598786
FIELD EFFECT TRANSISTOR STRUCTURES
2y 5m to grant Granted Apr 07, 2026
Patent 12575243
DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
2y 5m to grant Granted Mar 10, 2026
Patent 12550486
OPTOELECTRONIC DEVICE WITH AXIAL THREE-DIMENSIONAL LIGHT-EMITTING DIODES
2y 5m to grant Granted Feb 10, 2026
Patent 12538616
LIGHT EMITTING DIODE WITH OPTIMISED ELECTRIC INJECTION FROM A SIDE ELECTRODE
2y 5m to grant Granted Jan 27, 2026
Patent 12538617
3D LIGHT-EMITTING DIODE AND ASSOCIATED MANUFACTURING METHOD
2y 5m to grant Granted Jan 27, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

9-10
Expected OA Rounds
51%
Grant Probability
57%
With Interview (+6.2%)
3y 10m
Median Time to Grant
High
PTA Risk
Based on 631 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month