DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention.
Continued Examination Under 37 CFR 1.114
A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 13 November 2025 has been entered.
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claims 1-2, 8 and 10 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Kim et al. (US 20190172646 and hereinafter Kim ‘646).
In regards to claim 1, Kim ‘646 discloses a broadband capacitor comprising: a dielectric (110 – FIG. 7; [0031]) having an upper surface, a lower surface, a first side surface (leftward surface of 110 as seen in FIG. 7), a second side surface (rightward surface of 110 as seen in FIG. 7) facing the first side surface, a third side surface, and a fourth side surface facing the third side surface (seen in FIGs. 1-2);
a first external electrode (131 – FIG. 7; [0032]) disposed on the first side surface of the dielectric, and extending to the upper surface, lower surface, third side surface, and fourth side surface of the dielectric (seen in FIGs. 1-2);
a second external electrode (132 – FIG. 7; [0032]) disposed on the second side surface of the dielectric, and extending to the upper surface, lower surface, third side surface, and fourth side surface of the dielectric (seen in FIGs. 1-2);
a laminate (active region of 110 between regions 112 & 113 as seen in FIG. 7 and described in [0033]) disposed inside the dielectric, and having a plurality of electrode units (121 & 122 – FIG. 7; [0034]) laminated;
an upper floating electrode (at least lowermost of upward 126 as seen in present Office Action Figure 1 (POAF1) below, noting the example electrode bolded; [0085]; it is further noted that reference character 126 in FIG. 7 appears to be a typo and should read as 125) disposed inside the dielectric and disposed above the laminate, and overlapping the first external electrode and the second external electrode (seen in FIG. 7);
a lower floating electrode (at least uppermost of downward 125 – POAF1, noting the example electrode bolded; [0085]) disposed inside the dielectric, disposed below the laminate, and overlapping the first external electrode and the second external electrode (seen in FIG. 7);
a first dummy electrode (any of electrodes 128a on different layer than at least lowermost of upward 126 as seen in POAF1, noting an example electrode bolded; [0085]; see also [0072] noting samples with a plurality of dummy electrodes) disposed inside the dielectric and disposed above the laminate, disposed adjacent to the first side surface of the dielectric (seen in POAF1), disposed on a different layer from the upper floating electrode and the plurality of electrode units (seen in POAF1; [0072]), and connected to the first external electrode (seen in POAF1);
a second dummy electrode (any of electrodes 127a on different layer than at least uppermost of downward 125 as seen in POAF1, noting an example electrode bolded; [0085]; see also [0072] noting samples with a plurality of dummy electrodes) disposed inside the dielectric and disposed below the laminate, disposed adjacent to the first side surface of the dielectric (seen in POAF1), disposed on a different layer from the lower floating electrode and the plurality of electrode units (seen in POAF1; [0072]), and connected to the first external electrode (seen in POAF1);
a third dummy electrode (any of electrodes 128b on different layer than any of upward 126 as seen in POAF1, noting an example electrode bolded; [0085]; see also [0072] noting samples with a plurality of dummy electrodes) disposed inside the dielectric and disposed above the laminate, disposed adjacent to the second side surface of the dielectric (seen in POAF1), disposed on a different layer from the upper floating electrode and the plurality of electrode units (seen in POAF1; [0072]), and connected to the second external electrode (seen in POAF1); and
a fourth dummy electrode (any of electrodes 127b on different layer than any of downward 125 as seen in POAF1, noting an example electrode bolded; [0085]; see also [0072] noting samples with a plurality of dummy electrodes) disposed inside the dielectric and disposed below the laminate, disposed adjacent to the second side surface of the dielectric (seen in POAF1), disposed on a different layer from the lower floating electrode and the plurality of electrode units (seen in POAF1; [0072]), and connected to the second external electrode (seen in POAF1),
wherein the upper floating electrode is disposed closer to an electrode set disposed at an uppermost portion of the laminate than to the upper surface of the dielectric, and the lower floating electrode is disposed closer to an electrode set disposed at a lowermost portion of the laminate than to the lower surface of the dielectric (seen in POAF1).
PNG
media_image1.png
274
402
media_image1.png
Greyscale
Figure 1: Annotated FIG. 7 of Kim ‘646 with examiner’s labels
In regards to claim 2, Kim ‘646 further discloses wherein the plurality of electrode units includes: a first electrode set provided with a first main electrode having a first side connected to the first external electrode (seen in FIG. 7); and a second electrode set provided with a second main electrode having a first side connected to the second external electrode (seen in FIG. 7), wherein the laminate is formed by alternately laminating the first electrode set and the second electrode set (seen in FIG. 7), a second side of the first main electrode is spaced apart from the second external electrode, a second side of the second main electrode is spaced apart from the first external electrode, and a part of the first main electrode overlaps a part of the second main electrode to form an overlapping area (seen in FIG. 7), and the upper floating electrode and the lower floating electrode overlap the overlapping area between the first main electrode and the second main electrode (seen in FIG. 7).
In regards to claim 8, Kim ‘646 further discloses wherein each of the upper floating electrode and the lower floating electrode have a multi-layer structure, in which a plurality of dielectric sheets on which a plurality of respective floating electrodes are disposed, are laminated (seen in FIG. 7).
In regards to claim 10, Kim ‘646 further discloses wherein each of the first dummy electrode, the second dummy electrode, the third dummy electrode, and the fourth dummy electrode have a multi-layer structure in which a plurality of dielectric sheets on which a plurality of respective dummy electrodes is disposed are laminated (seen in FIG. 7).
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows:
1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
Claim 3 is rejected under 35 U.S.C. 103 as being unpatentable over Kim ‘646 in view of Kim et al. (US 20140290993 and hereinafter Kim ‘993).
In regards to claim 3, Kim ‘646 fails to expressly disclose wherein the first electrode set further includes a first sub-electrode spaced apart from the first main electrode and disposed to face the second side of the first main electrode, and connected to the second external electrode, and the second electrode set further includes a second sub-electrode spaced apart from the second main electrode and disposed to face a second side of the second main electrode, and connected to the first external electrode.
Kim ‘993 teaches wherein the first electrode set further includes a first sub-electrode (respective 123 – FIG. 3; [0092]) spaced apart from the first main electrode and disposed to face the second side of the first main electrode (seen in FIG. 3), and connected to the second external electrode (seen in FIG. 3), and the second electrode set further includes a second sub-electrode (respective 123 – FIG. 3; [0092]) spaced apart from the second main electrode and disposed to face a second side of the second main electrode (seen in FIG. 3), and connected to the first external electrode (seen in FIG. 3).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the first electrode set further includes a first sub-electrode spaced apart from the first main electrode and disposed to face the second side of the first main electrode, and connected to the second external electrode, and the second electrode set further includes a second sub-electrode spaced apart from the second main electrode and disposed to face a second side of the second main electrode, and connected to the first external electrode, as taught by Kim ‘993, in order for the internal electrodes to be effectively protected while having improved cutting precision (Kim ‘993: [0011]).
Claims 4-7 and 11-15 are rejected under 35 U.S.C. 103 as being unpatentable over Kim ‘646 in view of Berolini et al. (US 20200243261 and hereinafter Berolini ‘261).
In regards to claim 4, Kim ‘646 fails to expressly disclose wherein the first electrode set further includes: a first extension electrode extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the first main electrode, and bent toward the second side of the first main electrode from a position spaced apart from the third side of the first main electrode; and a second extension electrode extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the first main electrode, and bent toward the second side of the first main electrode from a position spaced apart from the fourth side of the first main electrode.
Berolini ‘261 teaches wherein the first electrode set further includes: a first extension electrode (upward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the first main electrode (seen in FIGs. 2A & 2C), and bent toward the second side of the first main electrode from a position spaced apart from the third side of the first main electrode (seen in FIGs. 2A & 2C); and a second extension electrode (downward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the first main electrode (seen in FIGs. 2A & 2C), and bent toward the second side of the first main electrode from a position spaced apart from the fourth side of the first main electrode (seen in FIGs. 2A & 2C).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the first electrode set further includes: a first extension electrode extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the first main electrode, and bent toward the second side of the first main electrode from a position spaced apart from the third side of the first main electrode; and a second extension electrode extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the first main electrode, and bent toward the second side of the first main electrode from a position spaced apart from the fourth side of the first main electrode, as taught by Berolini ‘261, in order to provide a multilayer ceramic capacitor with a low insertion loss across a broad range of frequencies (Berolini ‘261: [0023]).
In regards to claim 5, Kim ‘646 fails to expressly disclose wherein the second electrode set further includes: a third extension electrode extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the second main electrode, and bent toward the second side of the second main electrode from a position spaced apart from the third side of the second main electrode; and a fourth extension electrode extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the second main electrode, and bent toward the second side of the second main electrode from the position spaced apart from the fourth side of the second main electrode.
Berolini ‘261 teaches wherein the second electrode set further includes: a third extension electrode (upward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the second main electrode (seen in FIGs. 2A & 2C), and bent toward the second side of the second main electrode from a position spaced apart from the third side of the second main electrode (seen in FIGs. 2A & 2C); and a fourth extension electrode (downward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the second main electrode (seen in FIGs. 2A & 2C), and bent toward the second side of the second main electrode from the position spaced apart from the fourth side of the second main electrode (seen in FIGs. 2A & 2C).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the second electrode set further includes: a third extension electrode extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending from a position adjacent to the first side of the second main electrode, and bent toward the second side of the second main electrode from a position spaced apart from the third side of the second main electrode; and a fourth extension electrode extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending from the position adjacent to the first side of the second main electrode, and bent toward the second side of the second main electrode from the position spaced apart from the fourth side of the second main electrode, as taught by Berolini ‘261, in order to provide a multilayer ceramic capacitor with a low insertion loss across a broad range of frequencies (Berolini ‘261: [0023]).
In regards to claim 6, Kim ‘646 fails to expressly disclose wherein the first electrode set further includes: a first expansion electrode extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the first main electrode; and a second expansion electrode extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the first main electrode.
Berolini ‘261 teaches wherein the first electrode set further includes: a first expansion electrode (upward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the first main electrode (seen in FIGs. 2A & 2C); and a second expansion electrode (downward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the first main electrode (seen in FIGs. 2A & 2C).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the first electrode set further includes: a first expansion electrode extending from a third side of the first main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the first main electrode; and a second expansion electrode extending from a fourth side of the first main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the first main electrode, as taught by Berolini ‘261, in order to provide a multilayer ceramic capacitor with a low insertion loss across a broad range of frequencies (Berolini ‘261: [0023]).
In regards to claim 7, Kim ‘646 fails to expressly disclose wherein the second electrode set further includes: a third expansion electrode extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the second main electrode; and a fourth expansion electrode extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the second main electrode.
Berolini ‘261 teaches wherein the second electrode set further includes: a third expansion electrode (upward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the second main electrode (seen in FIGs. 2A & 2C); and a fourth expansion electrode (downward extension electrode from central electrode 112 as seen in FIG. 2A) extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the second main electrode (seen in FIGs. 2A & 2C).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the second electrode set further includes: a third expansion electrode extending from a third side of the second main electrode parallel to the third side surface of the dielectric and extending toward the third side surface of the dielectric from a position adjacent to the first side of the second main electrode; and a fourth expansion electrode extending from a fourth side of the second main electrode parallel to the fourth side surface of the dielectric and extending toward the fourth side surface of the dielectric from the position adjacent to the first side of the second main electrode, as taught by Berolini ‘261, in order to provide a multilayer ceramic capacitor with a low insertion loss across a broad range of frequencies (Berolini ‘261: [0023]).
In regards to claim 11, Kim ‘646 further discloses one or more among a first stub electrode (128a – FIG. 7; [0085]) disposed inside the dielectric and disposed above the laminate, disposed adjacent to the first side surface of the dielectric, and connected to the first external electrode (seen in FIG. 7); a second stub electrode (127a – FIG. 7; [0085]) disposed inside the dielectric and disposed below the laminate, disposed adjacent to the first side surface of the dielectric, and connected to the first external electrode (seen in FIG. 7); a third stub electrode (128b – FIG. 7; [0085]) disposed inside the dielectric and disposed above the laminate, disposed adjacent to the second side surface of the dielectric, and connected to the second external electrode (seen in FIG. 7); and a fourth stub electrode (127b – FIG. 7; [0085]) disposed inside the dielectric and disposed below the laminate, disposed adjacent to the second side surface of the dielectric, and connected to the second external electrode (seen in FIG. 7).
Kim ‘646 fails to expressly disclose the first stub electrode formed with two bends, the second stub electrode formed with two bends, the third stub electrode formed with two bends, and the fourth stub electrode formed with two bends.
Berolini ‘261 teaches the first stub electrode formed with two bends, the second stub electrode formed with two bends, the third stub electrode formed with two bends, and the fourth stub electrode formed with two bends (see FIGs. 5 and 6B and [0107]-[0108], noting stub electrodes 312 each having two bends).
It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to construct the broadband capacitor of modified Kim ‘646 such that the first stub electrode formed with two bends, the second stub electrode formed with two bends, the third stub electrode formed with two bends, and the fourth stub electrode formed with two bends, as taught by Berolini ‘261, in order to provide a multilayer ceramic capacitor with a low insertion loss across a broad range of frequencies (Berolini ‘261: [0023]).
In regards to claim 12, modified Kim ‘646 further teaches wherein each of the first stub electrode, the second stub electrode, the third stub electrode, and the fourth stub electrode have a multi-layer structure, in which a plurality of dielectric sheets on which a plurality of respective stub electrodes is disposed, are laminated (seen in Kim ‘646: FIG. 7).
In regards to claim 13, modified Kim ‘646 further teaches wherein in the first stub electrode and the second stub electrode, a first area disposed adjacent to the first side surface of the dielectric, and connected to the first external electrode (seen in Kim ‘646: FIG. 8); a second area (upward and inward facing electrode arms of leftward 312 as seen in Berolini ‘261: FIG. 6B) connected to a first end of the first area disposed to face the third side surface of the dielectric (seen in FIG. 6B); and a third area (downward and inward facing electrode arms of leftward 312 as seen in FIG. 6B) connected to a second end of the first area disposed to face the fourth side surface of the dielectric are defined (Berolini ‘261: 312 – FIG. 6B; [0109]) (seen in FIG. 6B).
In regards to claim 14, modified Kim ‘646 further teaches wherein in the third stub electrode and the fourth stub electrode, a first area disposed adjacent to the second side surface of the dielectric, and connected to the second external electrode (seen in Kim ‘646: FIG. 8); a second area (downward and inward facing electrode arms of rightward 312 as seen in Berolini ‘261: FIG. 6B) connected to a first end of the first area disposed to face the third side surface of the dielectric; and a third area connected to a second end of the first area disposed to face the fourth side surface of the dielectric are defined (Berolini ‘261: 312 – FIG. 6B; [0109]) (seen in FIG. 6B).
In regards to claim 15, modified Kim ‘646 further teaches wherein the first stub electrode and the third stub electrode are disposed on a first dielectric sheet disposed above the laminate (seen in Kim ‘646: FIG. 7; see also Berolini ‘261: FIG. 5 and [0107]-[0108]), and the second stub electrode and the fourth stub electrode are disposed on a second dielectric sheet disposed below the laminate (seen in Kim ‘646: FIG. 7; see also Berolini ‘261: FIG. 5 and [0107]-[0108]).
Response to Arguments
Applicant's arguments filed 13 November 2025 have been fully considered but they are not persuasive.
In response to Applicant’s argument that the dummy electrodes of Kim ‘646 are structurally and functionally different and cannot be properly compared to the floating electrodes as recited in claim 1, Examiner disagrees, noting that Kim ‘646, as required by 35 U.S.C. 102, expressly describes each and every limitation regarding Applicant’s respective claimed floating electrodes, as outlined in the rejection of claim 1 above, particularly noting the bolded dummy electrodes in POAF1 as compared to, for example, electrodes 420, 440 in Applicant’s FIGs. 6, 10.
In response to Applicant’s argument that the sub-electrode of Kim ‘993 cannot be properly compared to the floating electrodes as recited in claim 1, Examiner disagrees, noting that Kim ‘993 is relied upon to teach each and every limitation regarding Applicant’s respective claimed sub-electrodes, and not the respective claimed floating electrodes, as set forth in the rejection of claim 3 above.
In response to Applicant’s argument that claim 1 could not have been derived from the combination of Kim ‘646 and Kim ‘993 because in both references, the electrodes serve purely mechanical purposes, such as reinforcement or cutting precision, and repositioning them as claimed would neither enhance those mechanical functions nor contribute to the intended manufacturing benefits, Examiner disagrees, noting that claim 1 is considered anticipated by Kim ‘646 and further noting that, in regards to claim 3, the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See In re Keller, 642 F.2d 413, 208 USPQ 871 (CCPA 1981).
As such applicant’s argument is unpersuasive and the rejection is maintained.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to DANIEL M DUBUISSON whose telephone number is (571)272-8732. The examiner can normally be reached Monday - Friday 8am - 4pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Timothy Dole can be reached at 571-272-2229. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/DANIEL M DUBUISSON/Examiner, Art Unit 2848
/Timothy J. Dole/Supervisory Patent Examiner, Art Unit 2848