Prosecution Insights
Last updated: July 17, 2026
Application No. 17/853,597

STACKED TRANSCEIVER AND WAVEGUIDE LAUNCHER ARRAY

Final Rejection §103
Filed
Jun 29, 2022
Examiner
PHAM, TUAN
Art Unit
2649
Tech Center
2600 — Communications
Assignee
Intel Corporation
OA Round
2 (Final)
82%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
90%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
802 granted / 976 resolved
+20.2% vs TC avg
Moderate +8% lift
Without
With
+7.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
18 currently pending
Career history
990
Total Applications
across all art units

Statute-Specific Performance

§101
2.0%
-38.0% vs TC avg
§103
79.4%
+39.4% vs TC avg
§102
6.7%
-33.3% vs TC avg
§112
2.7%
-37.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 976 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Introduction This is a response to the applicant’s response filed on 04/30/2026. Claims 1-16 are currently presented in the instant application. Claim 17-25 are withdrawn. Response to Arguments Applicant’s arguments with respect to claim(s) 1 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Response to Arguments Applicant's arguments filed on 04/30/2026 have been fully considered but they are not persuasive. Applicant’s argument: In response to applicant’s remark on pages 8-9, the applicant argues “Applicant understands Mantrawadi as disclosing the integrated circuit 2404 as being stacked over the side waveguide launcher along a vertical direction, and the side waveguide launcher for launching waves along a horizontal direction. As such, Applicant does NOT understand Mantrawadi as disclosing the integrated circuit 2404 as being stacked over the side waveguide launcher along a same direction as a wave direction of the side waveguide launcher. Thus, Mantrawadi does not disclose a package including a waveguide launcher array having waveguides for launching waves along a direction, and transceiver circuitry, where the waveguide launcher array and at least a portion of the transceiver circuitry are in a stack formation along the direction, as is required by Applicant's claims. As such, with respect to amended independent claim 1. In response to applicant’s arguments, examiner respectfully disagrees with the applicant’s argument. First, claim 1 fails to define the direction is vertical or horizontal. Second, see figures 16 and 24A-24B of Mantrawadi. Figure 16 disclosed wave guide launcher comprises plurality of hole 1606 for transmit or receive the RF signal. A RF signal is launched into this waveguide with a probe 1608 spaced approximately one-fourth wavelength from a back wall of the waveguide 1601. The signal radiates out of the open end of the waveguide. It is clearly seen that the waveguide signal will be traveled along a direction with the hole 1606. Figures 24A-24B disclosed the transceiver is positioned to partially overlap the first waveguide launcher 2406 and 2408. It is clearly seen that RF IC a package including a waveguide launcher having waveguides for launching waves along a direction a direction with the hole 1606, and the transceiver circuitry are in a stack formation along the direction with waveguide signal. For the reasons above, Mantrawadi is still read on claim 1. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claim(s) 1, 9 and 15-16 is/are rejected under 35 U.S.C. 103 as being unpatentable over Mantrawadi et al. (US Pub. No.: 2022/0329271, hereinafter, “Mantrawadi”) in view of Elsherbini et al. (US Pub. No.: 2018/0090803, hereinafter, “Elsherbini”). Regarding claim 1, Mantrawadi teaches a package comprising (see figure 24A, IC package 2402, [0160]): a waveguide launcher having waveguides for launching waves along a direction (see figure 24A, plurality of waveguide launchers 2406 and 2408, [0139, 0160]); transceiver circuitry electrically coupled with the waveguide launcher (see figures 24A-24B, RF IC 2404 is connected to 2 side waveguide launcher, [0160]); and wherein the waveguide launcher and at least a portion of the transceiver circuitry are in a stack formation along direction (see response above, figures 24A-24B, RF IC 2404, 2 side waveguide launcher, RF IC 2404 is positioned to partially overlap the first waveguide launcher structure 2406 and second waveguide launcher structure 2408, [0139, 0146, 0160]). It should be noticed that Mantrawadi fails to teach a waveguide launcher array. However, Elsherbini teaches a waveguide launcher array (see figure 5, plurality of waveguide 150A-150F, waveguide launcher 110A-100F, it is clearly seen that the waveguide launcher 110A-100F is a waveguide launcher array because it is supporting the plurality of waveguide 150A-150F, [0053]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Elsherbini into view of Mantrawadi in order to provide the energy transfer from the millimeter-wave launcher to the waveguide member is maximized. Regarding claim 9, after combine, Elsherbini teaches a waveguide launcher array (see figure 5, plurality of waveguide 150A-150F, waveguide launcher 110A-100F, it is clearly seen that the waveguide launcher 110A-100F is a waveguide launcher array because it is supporting the plurality of waveguide 150A-150F, [0053]). Mantrawadi further teaches the waveguide launcher is in a layer that includes electrical routings; and wherein the layer is physically coupled with the transceiver circuitry (see figures 14b, 24A-24B, RF IC 2404, 2 side waveguide launcher, RF IC 2404 is positioned to partially overlap the first waveguide launcher structure 2406 and second waveguide launcher structure 2408, [0123, 0146, 0160], it is clearly seen that the waveguide launcher is in a layer). Regarding claim 15, Mantrawadi further teaches the package is coupled with a substrate, wherein the substrate further includes a die on the substrate, the die electrically coupled with the transceiver circuitry (see figures 3A, 5A, 11, 14B, 24A-24B, RF IC 2024, [0081, 0094, 0016-0017, 0205]). Regarding claim 16, Mantrawadi further teaches the die is electrically coupled with the transceiver circuitry using a selected one or more of: a bridge, an interconnect, conductive traces, or a routing layer proximate to a side of the substrate (see figures 3A, 5A, 11, 14B, 24A-24B, RF IC 2024, [0081, 0094, 0016-0017, 0205]). Claim(s) 2-4 is/are rejected under 35 U.S.C. 103 as being unpatentable over Mantrawadi et al. (US Pub. No.: 2022/0329271, hereinafter, “Mantrawadi”) in view of Elsherbini et al. (US Pub. No.: 2018/0090803, hereinafter, “Elsherbini”) as applied to claim 1 above, and further in view of TODA (US Pub. No.: 2015/0295098). Regarding claim 2, Mantrawadi disclosed transceiver (see [0146, 0150]). Mantrawadi and Elsherbini, in combination, fails to teach the transceiver circuitry includes digital circuitry and analog circuitry. However, TODA teaches teach the transceiver circuitry includes digital circuitry and analog circuitry (see figure 1A, chip package 100, die 140, die 150, [0024, 0070], it is clearly seen that the transceiver is included ADC and DAC). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of TODA into view of Mantrawadi and Elsherbini in order to process the analog and digital signal. Regarding claim 3, after combine, Mantrawadi teaches the waveguide launcher array and at least a portion of the transceiver are in the stack formation (see figures 24A-24B, RF IC 2404, 2 side waveguide launcher, RF IC 2404 is positioned to partially overlap the first waveguide launcher structure 2406 and second waveguide launcher structure 2408, [0146, 0160]). TODA teaches the transceiver is included ADC and DAC (see [0024]). Rearrangement of Parts In re Japikse, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950) (Claims to a hydraulic power press which read on the prior art except with regard to the position of the starting switch were held unpatentable because shifting the position of the starting switch would not have modified the operation of the device.); In re Kuhle, 526 F.2d 553, 188 USPQ 7 (CCPA 1975) (the particular placement of a contact in a conductivity measuring device was held to be an obvious matter of design choice). PNG media_image1.png 18 19 media_image1.png Greyscale Regarding claim 4, TODA further teaches the digital circuitry is in a first die and the analog circuitry is in a second die that is separate and distinct from the first die (see figure 1A, die 140, 150 and 160, [0024]). Claim(s) 5-8 and 10 is/are rejected under 35 U.S.C. 103 as being unpatentable over Mantrawadi et al. (US Pub. No.: 2022/0329271, hereinafter, “Mantrawadi”) in view of Elsherbini et al. (US Pub. No.: 2018/0090803, hereinafter, “Elsherbini”) and further in view of TODA (US Pub. No.: 2015/0295098) as applied to claim 1 above, and further in view of Demin et al. (US Pub. No.: 2014/0291835, hereinafter, “Demin”). Regarding claim 5, TODA teaches first and second die (see figure 1A, chip package 100, die 140, die 150, [0024, 0070]). Mantrawadi, Elsherbini and TODA, in combination, fails to teach the second die is electrically coupled with the waveguide launcher array through backside metal layers of the second die. However, Demin teaches the die is electrically coupled with the waveguide launcher array through backside metal layers of the die (see figure 6, [0042-0045]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Demin into view of Mantrawadi, Elsherbini and TODA in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Regarding claim 6, Mantrawadi, Elsherbini, TODA and Demin, in combination, teaches all the limitation of claim 6. It appear to examiner that arrange a backside metal layer of the first die is facing in a first direction away from the waveguide launcher array, and wherein a backside metal layer of the second die is facing in a second direction toward the waveguide launcher array would depend more upon the choice of the manufacturer and the choice of engineering, than on any inventive concept. Rearrangement of Parts In re Japikse, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950) (Claims to a hydraulic power press which read on the prior art except with regard to the position of the starting switch were held unpatentable because shifting the position of the starting switch would not have modified the operation of the device.); In re Kuhle, 526 F.2d 553, 188 USPQ 7 (CCPA 1975) (the particular placement of a contact in a conductivity measuring device was held to be an obvious matter of design choice). Regarding claim 7, Mantrawadi, Elsherbini, TODA and Demin, in combination, fails to teach the first die is implemented in a scaled digital node, and wherein the second die is an RF-optimized node. Examiner, however, takes Official Notice that such features are well known in the art of telecommunications. Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Mantrawadi, Elsherbini, TODA and Demin in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Regarding claim 8, Mantrawadi, Elsherbini, TODA and Demin, in combination, fails to teach the first die and the second die are embedded in a selected one of: a ceramic interposer or a glass interposer. Examiner, however, takes Official Notice that such features are well known in the art of telecommunications. Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Mantrawadi, Elsherbini, TODA and Demin in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Regarding claim 10, Mantrawadi, Elsherbini, TODA and Demin, in combination, fails to teach the electrical routings in the layer provide power to the transceiver circuitry. Examiner, however, takes Official Notice that such features are well known in the art of telecommunications. Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Mantrawadi, Elsherbini, TODA and Demin in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Claim(s) 11-13 is/are rejected under 35 U.S.C. 103 as being unpatentable over Mantrawadi et al. (US Pub. No.: 2022/0329271, hereinafter, “Mantrawadi”) in view of Elsherbini et al. (US Pub. No.: 2018/0090803, hereinafter, “Elsherbini”) as applied to claim 1 above, and further in view of Kamgaining et al. (US Pub. No.: 2018/0191049, hereinafter, “Kamgaining”). Regarding claim 11, Mantrawadi and Elsherbini, in combination, fails to teach a connector for a plurality of waveguides coupled with the waveguide launcher array. However, Kamgaining teaches a connector for a plurality of waveguides coupled with the waveguide launcher array (see figure 9A, a plurality of waveguides 130, waveguide launcher array 212A, 212B, connector 312, [0058]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Kamgaining into view of Mantrawadi and Elsherbini in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Regarding claim 12, Kamgaining further teaches a first subset of the plurality of waveguides are transmit waveguides, and a second plurality of the waveguides are receive waveguides (see figure 1, [0031]). Regarding claim 13, Kamgaining further teaches a connector for a plurality of waveguides coupled with the waveguide launcher array (see figure 9A, a plurality of waveguides 130, waveguide launcher array 212A, 212B, connector 312, [0058]). Mantrawadi, Elsherbini and Kamgaining, in combination, fails to teach connector for a selected one or more of: is a dielectric clad dielectric waveguide or a metallic shielded dielectric waveguide. Examiner, however, takes Official Notice that such features are well known in the art of telecommunications. Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching of Mantrawadi, Elsherbini and Kamgaining in order to increased data transfer rates, switching architectures that require longer interconnects, and extremely cost and power competitive solutions. Allowable Subject Matter Claim 14 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 14, the prior art made of record fails to clearly teach or fairly suggest the feature of the metallic shielded dielectric waveguide that has a first end at the connector, and a second end opposite the first end; and a dielectric clad dielectric waveguide converter at the second and of the metallic shielded dielectric waveguide, wherein the dielectric clad dielectric waveguide converter couples the metallic shielded dielectric waveguide with a dielectric clad dielectric. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan A. Pham whose telephone number is (571) 272-8097, the fax number is (571) 273-8097 and the email is tuan.pham01@uspto.gov. The examiner can normally be reached on Monday through Friday, 8:30 AM-5:30 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Yuwen (Kevin) Pan can be reached on (571) 272-7855. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have question on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). /TUAN PHAM/ Primary Examiner, Art Unit 2649
Read full office action

Prosecution Timeline

Jun 29, 2022
Application Filed
Sep 08, 2022
Response after Non-Final Action
Feb 05, 2026
Non-Final Rejection mailed — §103
Apr 30, 2026
Response Filed
Jun 01, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684492
DEFAULT PATH LOSS REFERENCE SIGNAL IN UNIFIED TRANSMISSION CONFIGURATION INDICATION FRAMEWORK
3y 1m to grant Granted Jul 14, 2026
Patent 12683647
DRIVER CIRCUIT, TRANSMITTER, AND COMMUNICATION SYSTEM
2y 7m to grant Granted Jul 14, 2026
Patent 12671448
MULTI-BAND MULTI-PATH INTERCONNECTIONS
2y 11m to grant Granted Jun 30, 2026
Patent 12672076
POWER HEADROOM REPORTING BY WIRELESS TRANSMIT/RECEIVE UNIT SUPPORTING SIMULTANEOUS MULTI-PANEL TRANSMISSION
2y 5m to grant Granted Jun 30, 2026
Patent 12671456
SIGNAL PROCESSING CIRCUIT, CHIP, CIRCUIT BOARD ASSEMBLY AND RADIO-FREQUENCY TRANSCEIVER
2y 0m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
82%
Grant Probability
90%
With Interview (+7.5%)
2y 4m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 976 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month