Prosecution Insights
Last updated: July 17, 2026
Application No. 18/029,970

WIRING BOARD AND METHOD OF MANUFACTURING WIRING BOARD

Non-Final OA §103
Filed
Jun 08, 2023
Priority
Oct 02, 2020 — JP 2020-167992 +2 more
Examiner
SAWYER, STEVEN T
Art Unit
2847
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Dai Nippon Printing Co., Ltd.
OA Round
1 (Non-Final)
72%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 72% — above average
72%
Career Allowance Rate
748 granted / 1035 resolved
+4.3% vs TC avg
Strong +31% interview lift
Without
With
+30.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
39 currently pending
Career history
1071
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
95.0%
+55.0% vs TC avg
§102
3.2%
-36.8% vs TC avg
§112
1.1%
-38.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1035 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Species a (figs. 1-7) directed to claims 1-13 in the reply filed on 3/26/2026 is acknowledged. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-5, 9-10 and 12-13 is/are rejected under 35 U.S.C. 103 as being unpatentable over Suzuki et al. (WO2019107476) in view of Kim et al. (US PG. Pub. 2021/0132722). Regarding claim 1 – Suzuki teaches a wiring board (fig. 18-19, 10 [page 13] Suzuki states, “wiring substrate 10”), comprising: a substrate (11 [page 40] Suzuki states, “transparent substrate 11”); a wiring pattern area (20 [page 40] Suzuki states, “wiring pattern area 20”) arranged on the substrate (11) and including pieces of wiring (see fig. 19); and a plurality of dummy pattern areas (inner and outer dummy pattern areas of element 30 [page 26] Suzuki states, “dummy pattern region 30”) arranged around the wiring pattern (20) area and electrically independent of the wiring (20), wherein the substrate (11) has transparency (discussed above), among the plurality of dummy pattern areas (inner and outer dummy pattern areas of element 30), an aperture ratio of a first dummy pattern area (30), which is located next to the wiring pattern area (20), is similar to an aperture ratio of the wiring pattern area ([page 50] Suzuki states, “by arranging the additional pattern 34 in the dummy pattern region 30, the difference (|A2-A1|) between the aperture ratio A2 of the dummy pattern region 30 and the aperture ratio A1 of the antenna pattern region 20 approaches 0”). Suzuki fails to explicitly teach an aperture ratio of a first dummy pattern area, which is located next to the wiring pattern area, is not lower than an aperture ratio of the wiring pattern area, and among the plurality of dummy pattern areas, an aperture ratio of a second dummy pattern area, which is located next to the first dummy pattern area and farther from the wiring pattern area than the first dummy pattern area is, is higher than the aperture ratio of the first dummy pattern area. Kim teaches a wiring board (figs. 1-2) having a wiring pattern area (ATE [paragraph 0078] Kim states, “antenna electrode ATE”) and a plurality of dummy pattern areas (DM [paragraph 0117] Kim states, “dummy pattern DM”) wherein an aperture ratio of a first dummy pattern area (DM1 [paragraph 0055] Kim states, “An antenna electrode ATE and a first dummy pattern DM1 may be disposed in the first area AA1”), which is located next to the wiring pattern area (ATE), is not lower than an aperture ratio of the wiring pattern area (ATE; figure 2 and 3 show the wiring pattern area ATE having the same aperture ratio/same structure as that of the adjacent first dummy pattern area DM1), and among the plurality of dummy pattern areas (DM), an aperture ratio of a second dummy pattern area (DM2 [paragraph 0068] Kim states, “A second dummy pattern DM2 may be disposed in the second area AA2”), which is located next to the first dummy pattern area (DM1) and farther from the wiring pattern area (ATE) than the first dummy pattern area (DM1) is, is higher (see larger openings shown in DM2/AA2 than in DM1/AA1 than the aperture ratio of the first dummy pattern area (DM1 [paragraph 0067] Kim states, “as the first dummy pattern DM1 becomes closer to the second area AA2, the size of the lattice pattern may increase, an angle of the first vertex may increase, and the first line width may gradually increase”). It would have been obvious to a person having ordinary skill in the art before the effective filling date of the claimed invention to modify the wiring board having a wiring pattern area with a plurality of dummy pattern areas arranged therearound as taught by Suzuki with the dummy pattern areas including a first dummy pattern with the same aperture ratio with that of wiring pattern area and a second dummy pattern having a higher aperture ratio than the first dummy patter area as taught by Kim because Kim states, “although the antenna electrode ATE or the like is formed using a metal mesh, such as silver, having a high reflectance, the degree of recognition on the stain by the user may be lowered due to the gradual size changes of the dummy pattern DM and the arrangement of the inner dummy patterns IDM” [paragraph 0108]. Regarding claim 2 – Suzuki in view of Kim teach the wiring board according to claim 1, wherein each as the wiring pattern area (Suzuki; fig. 18-19, 20), a plurality of wiring pattern areas exists (figure 19 shows three wiring pattern areas), and at least one of the plurality of dummy pattern areas (30) is provided in such a way as to surround the plurality of wiring pattern areas (20; claimed structure shown in figure 19). Regarding claim 3 – Suzuki in view of Kim teach the wiring board according to claim 1,whereinthe aperture ratio of the wiring pattern area (Suzuki; figs. 18-19, 20) and aperture ratios of the plurality of dummy pattern areas (30) increase stepwise from the wiring pattern area (20) toward the dummy pattern areas (30) located farther from the wiring pattern area (30), a difference between the aperture ratio of the first dummy pattern area (30) and the aperture ratio of the wiring pattern area (20) is within a range from 0% inclusive to 2% inclusive ([page 44] Suzuki states, “the difference (| A2-A1 |) between the aperture ratio A2 of the dummy pattern region 30 and the aperture ratio A1 of the antenna pattern region 20 is preferably in the range of more than 0% and 7% or less”). Suzuki in view of Kim fail to explicitly teach a difference between the aperture ratios of the dummy pattern areas located next to each other is within a range from 0.02% inclusive to 2% inclusive. It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to have a difference between aperture ratios of the dummy pattern areas located next to each other being within a range of 0.02% inclusive to 2% inclusive, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233. This range will ensure a smooth transition of transparency from the wiring pattern area and will be aesthetically pleasing to the user. Regarding claim 4 – Suzuki in view of Kim teach the wiring board according to claim 1,further comprising: a peripheral area (Suzuki; fig. 19, area shown outside of dummy pattern area 30) located around the dummy pattern area (30) that is farthest from the wiring pattern area (20), wherein the peripheral area has an aperture ratio of 100% (the transparent substrate 11 is considered to have an aperture ratio of 100% as it is stated as transparent and having no opaque elements). Regarding claim 5 – Suzuki in view of Kim teach the wiring board according to claim 4, wherein the aperture ratio of the wiring pattern area (Suzuki; figs. 18-19, 20) and aperture ratios of the plurality of dummy pattern areas (30) increase stepwise from the wiring pattern area (20) toward the dummy pattern areas (30) located farther from the wiring pattern area (20), a difference between the aperture ratio of the first dummy pattern area and the aperture ratio of the wiring pattern area is within a range from 0% inclusive to 2% inclusive ([page 44] Suzuki states, “the difference (| A2-A1 |) between the aperture ratio A2 of the dummy pattern region 30 and the aperture ratio A1 of the antenna pattern region 20 is preferably in the range of more than 0% and 7% or less”). Suzuki in view of Kim fails to explicitly teach each of a difference between the aperture ratios of the dummy pattern areas located next to each other and a difference between the aperture ratio of the peripheral area and the dummy pattern area located next to the peripheral area is within a range from 0.02% inclusive to 2% inclusive. It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to have each of a difference between the aperture ratios of the dummy pattern areas located next to each other and a difference between the aperture ratio of the peripheral area and the dummy pattern area located next to the peripheral area is within a range from 0.02% inclusive to 2% inclusive, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233. This range will ensure a smooth transition of transparency from the wiring pattern area and will be aesthetically pleasing to the user. Regarding claim 9 - Suzuki in view of Kim teach the wiring board according to claim 1, wherein each of the plurality of dummy pattern areas (Kim; fig. 2, DM1 & DM2) includes pieces of dummy wiring (see diagonal wires of mesh structure of DM1 and DM2) that are electrically independent of the wiring (ATE), each of the pieces of dummy wiring (diagonal wires) includes a first dummy wiring portion and a second dummy wiring portion, the first dummy wiring portions of the dummy pattern areas (DM) located next to each other are arranged in parallel with each other (the mesh of DM1 will have the required parallel wiring portions and is shown in in figure 2), and the second dummy wiring portions of the dummy pattern areas located next to each other are arranged in parallel with each other (figure 2 shows a mesh structure for DM which has parallel structures as claimed). Regarding claim 10 – Suzuki in view of Kim teach the wiring board according to claim 1,wherein the wiring pattern area (Kim; fig. 2, ATE) further includes pieces of interconnection wiring interconnecting the pieces of wiring (see mesh wiring shown in figure 2), each of the plurality of dummy pattern areas (DM) includes pieces of dummy wiring (see mesh wiring shown in figure 2) that are electrically independent of the wiring and the interconnection wiring (see fig. 2), each of the pieces of dummy wiring includes a first dummy wiring portion (left to right diagonal wire of DM1) and a second dummy wiring portion (adjacent left to right diagonal wire of DM1), the wiring and the first dummy wiring portion of each of the dummy pattern areas are arranged in parallel with each other (see mesh pattern having parallel wirings of ATE and DM1), and the interconnection wiring and the second dummy wiring portion of each of the dummy pattern areas are arranged in parallel with each other (mesh structure shown in figure 2 for ATE and DM1 will have the required parallel structure). Regarding claim 12 - Suzuki in view of Kim teach the wiring board according to claim 1 having a radio-wave transmitting-and-receiving function (Suzuki; [page 8] Suzuki states, “The wiring board according to an embodiment of the present disclosure may have a radio wave transmission / reception function”). Regarding claim 13 – Suzuki in view of Kim teach an image display device, comprising: the wiring board according to claim 1, and a display device (Kim; fig. 1, [title] Kim states, “display device”) underlying the wiring board (wiring board shown in figure 5), wherein the wiring pattern area (ATE) is provided at a corner portion of the display device (figure 1 shows the wiring pattern area ATE being located at a perimeter at the corner of the display device DA). Allowable Subject Matter Claims 8 and 11 allowed. Claims 6-7 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Yamagishi et al. (US PG. Pub. 2019/0237875) discloses a NFC antenna and display device. Yashiro et al. (US PG. Pub. 2017/0344766) discloses an antenna loop configuration for more efficiently surrounding the high intensity area of the magnetic field produced by an IC card. Takano et al. (US PG. Pub. 2011227808) discloses an antenna device. Any inquiry concerning this communication or earlier communications from the examiner should be directed to STEVEN T SAWYER whose telephone number is (571)270-5469. The examiner can normally be reached M-F 8:30 am - 5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Timothy Thompson can be reached at 5712722342. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /STEVEN T SAWYER/Primary Examiner, Art Unit 2847
Read full office action

Prosecution Timeline

Jun 08, 2023
Application Filed
May 12, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684688
ELECTRONIC COMPONENT EMBEDDED SUBSTRATE AND MANUFACTURING METHOD THEREFOR
2y 10m to grant Granted Jul 14, 2026
Patent 12677375
STEPPED PACKAGE AND RECESSED CIRCUIT BOARD
4y 6m to grant Granted Jul 07, 2026
Patent 12641880
DISPLAY PANEL AND DISPLAY DEVICE
2y 8m to grant Granted May 26, 2026
Patent 12635067
CIRCUIT BOARD
3y 1m to grant Granted May 19, 2026
Patent 12635073
Component Carrier
3y 2m to grant Granted May 19, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
72%
Grant Probability
99%
With Interview (+30.7%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1035 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month