Office Action Predictor
Last updated: April 16, 2026
Application No. 18/060,472

SENSE RESISTOR

Non-Final OA §103§112
Filed
Nov 30, 2022
Examiner
LEE, KYUNG S
Art Unit
2831
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Analog Devices International Unlimited Company
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
2y 0m
To Grant
91%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
984 granted / 1129 resolved
+19.2% vs TC avg
Minimal +4% lift
Without
With
+3.6%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
33 currently pending
Career history
1162
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
39.2%
-0.8% vs TC avg
§102
41.4%
+1.4% vs TC avg
§112
10.7%
-29.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1129 resolved cases

Office Action

§103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant's election with traverse of Species I in the reply filed on July 22, 2025 is acknowledged. The traversal is on the ground(s) that “there is not a serious search and/or examination burden” for searching both Species I and II. This is not found persuasive because Species II (specifically to claim 19) include limitations to “the thin film resistors comprise a stack comprising a first layer having positive coefficient of resistance (PTC) and a second layer having a negative TCR such that a net TCR has a smaller magnitude than a magnitude of the TCR of each of the first and second layers.” Claim 19 is withdrawn and claim 20 is rejoined. The requirement is still deemed proper and is therefore made FINAL. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-18 and 20 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 2 recites the limitation "the first and second metal bumps" in line 2. There is insufficient antecedent basis for this limitation in the claim. Claim 2 also recited “the second metal bumps”. It is unclear which first and second metal bumps are being referred to from the plurality of first metal bumps and the plurality of second metal bumps. Insufficient antecedent bases are found in the following claims. Claim 3 recites “the first metal bumps” and “the second metal bumps”. Claim 4 recites “the first and the second metal bumps”. Claim 5 recites “the first and the second metal bumps”, “the first metal bumps” and “the second metal bumps”. Claim 7 recites “the thin film resistor”. It is unclear which thin film resistors are being referred to from the plurality of thin film resistors”. Claim 8 recites “the first metal bumps” and “the second metal bumps”. Claim 9 recites “the first metal pads or bumps” and “the second metal pads or bumps”. It is unclear which first metal pads or bumps and/or which second metal pads or bumps are being refereed to from the plurality of first metal pads or bumps and the plurality of second metal pads or bumps. Claim 10 recites “the first metal pads or bumps” and “the second metal pads or bumps”. Claim 11 recites “the thin film resistors”. Claim 12 recites “the first metal pads or bumps” and “the second metal pads or bumps”. Claim 13 recites “the first metal pads or bumps” and “the second metal pads or bumps”. Claims 15-17 recite “the first metal pads” and “the second metal pads”. Claim 18 recites “the thin film resistors”. Claim 20 recited “the first metal pads” and “the second metal pads”. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1, 3, 8, 15 and 18 is/are rejected under 35 U.S.C. 103 as being unpatentable over Yue et al., US Pub. 2017/0317013 in view of Zhang et al., US Pub. 2013/0320497. Regarding claim 1, Yue teaches an integrate sensor resistor (see at least paragraph 0001 and figs. 1 and 2) comprising: a plurality of first metal bumps alternating with a plurality of second metal bumps in at least a first lateral direction (“tabs” see at least figs. 1 and 2 and paragraph 0032); and a plurality of resistors each disposed between and electrically connected to a pair of adjacent ones of first and second metal bumps (paragraph 0032), wherein the integrated sense resistor is configured for sensing a voltage developed by current flowing across the integrated resistor for determining a value of the current (see paragraph 0001). Yue teaches the claimed invention except for using a thin film resistor. Zhang teaches an integrate current sensing resistor (paragraph 0012), wherein the current sensing resistor comprises of a thin film resistor (paragraph 0014), which allows for controlling the geometric shape of the resistor as needed (paragraph 0016). It would have been obvious to one skilled in the art before the effective filing date of the current invention to combine the teachings of Zhang with Yue, since the thin film resistor used by Zhang allows for controlling the shape of the resistor as needed. Regarding claim 3, Yue teaches the integrated sense resistor, wherein the first metal bumps and the second metal bumps further alternated in a second direction crossing the first lateral direction. Regarding claim 8, Yue teaches the integrated sense resistor, wherein the first metal bumps are electrically connected to each tother at a first vertical metal level (at least bumps 62 and 64 or bumps 52 and 64) and the second metal bumps are electrically connected to each other at a second vertical level (bumps 58 and 66 or 56 and 68) different from the first vertical metal level. Regarding claim 15, Yue teaches the integrated sense resistor, comprising: a plurality of first metal pads alternating with a plurality of second metal pads in at least a first lateral direction (“tabs” see at least figs. 1 and 2 and paragraph 0032); and a plurality of resistors each disposed between and electrically connected to a pair of adjacent ones of first and second metal bumps (paragraph 0032), wherein the first metal pads are electrically disconnected from each other (without power), and wherein the second metal pads are electrically disconnected from each other. Yue teaches the claimed invention except for using a thin film resistor. Zhang teaches an integrate current sensing resistor (paragraph 0012), wherein the current sensing resistor comprises of a thin film resistor (paragraph 0014), which allows for controlling the geometric shape of the resistor as needed (paragraph 0016). It would have been obvious to one skilled in the art before the effective filing date of the current invention to combine the teachings of Zhang with Yue, since the thin film resistor used by Zhang allows for controlling the shape of the resistor as needed. Regarding claim 17, Yue teaches the integrated sense resistor, wherein the first metal pads and the second metal pads further alternate in a second direction crossing the first lateral direction (see figs. 1 and 2). Regarding claim 18, Yue teaches the integrated sense resistor, wherein the thin film resistors comprise the same number of thin film resistors in which current flows from the left and right in the first lateral direction relative to the thin film resistors in which current flows from right to left in first lateral direction (see figs. 1 and 2). Claim(s) 7 is/are rejected under 35 U.S.C. 103 as being unpatentable over Yue in view of Zhang as applied to claim 1 above, and further in view of Berge et al., US Pat. 11,519,857. Regarding claim 7, Yue and Zhang teach the claimed invention except for using lithographic patterning. Berge teaches using photolithographic technique to simultaneously print/form multiple completed functional circuit devices. It would have been obvious to one skilled in the art before the effective filing dated of the current invention to combine the teachings of Berge with Yue and Zhang, since the photolithographic printing taught by Berge allows for faster production of completed functional circuit device. Allowable Subject Matter Claims 2, 4-6, 16 and 20 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims. Regarding claim 2, the prior art fails to teach or suggest the integrated sense resistor, “wherein the integrated sense resistor is formed over a board substrate, wherein the first and second metal bumps are electrically connected to each other through the board substrate, and wherein the second metal bumps are electrically connected to each other through the board substrate.” Regarding claim 4, the prior art fails to teach or suggest the integrated sense resistor, “wherein the second lateral direction is orthogonal to the first lateral direction such that the first and second metal bumps are arranged in a checkerboard pattern.” Claims 5 and 6 depend on claim 4. Regarding claim 16, the prior art fails to teach or suggest the integrated sense resistor, “wherein the first metal pads are configured to be electrically connected to each other through a board substrate, and wherein the second metal contact pads are configured electrically connected to each other through the board substrate.” Claim 20 depends on claim 16. Claims 9-14 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. Regarding claim 9, prior art fails to teach or suggest a system-in-package, comprising: a board substrate; and an integrated sense resistor comprising: a plurality of first metal pads or bumps alternating with a plurality of second metal pads or bumps in at least a first lateral direction, and a plurality of thin film resistors each disposed between and electrically connected to a pair of adjacent ones of first and second metal pads or bumps, wherein the first metal pads or bumps are electrically connected to each other through the board substrate, and wherein the second metal contact pads or bumps are electrically connected to each other through the board substrate. Claims 10-14 depend on claim 9. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to KYUNG S LEE whose telephone number is (571)272-1994. The examiner can normally be reached 7AM-3PM M-F. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Renee Luebke can be reached at 571-272-2009. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. KYUNG S. LEE Primary Examiner Art Unit 2833 /KYUNG S LEE/Primary Examiner, Art Unit 2833
Read full office action

Prosecution Timeline

Nov 30, 2022
Application Filed
Nov 01, 2025
Non-Final Rejection — §103, §112
Apr 06, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12603198
SURFACE-MOUNTED POLYMER PCT OVERCURRENT PROTECTION ELEMENT HAVING SMALL PACKAGE SIZE
2y 5m to grant Granted Apr 14, 2026
Patent 12592328
RESISTOR TRIMMING DEVICE AND ELECTRONIC DEVICE
2y 5m to grant Granted Mar 31, 2026
Patent 12586698
DEVICES AND METHODS RELATED TO MOV HAVING MODIFIED EDGE
2y 5m to grant Granted Mar 24, 2026
Patent 12580104
SHUNT RESISTOR AND SHUNT RESISTANCE DEVICE
2y 5m to grant Granted Mar 17, 2026
Patent 12580105
MULTILAYER VARISTOR AND METHOD FOR MANUFACTURING THE SAME
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
91%
With Interview (+3.6%)
2y 0m
Median Time to Grant
Low
PTA Risk
Based on 1129 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month