Prosecution Insights
Last updated: April 19, 2026
Application No. 18/073,395

BYTE BOUNDARY SHIFT IN PROBABILISTIC CONSTELLATION SHAPING

Non-Final OA §101§103
Filed
Dec 01, 2022
Examiner
HUANG, DAVID S
Art Unit
2631
Tech Center
2600 — Communications
Assignee
Intel Corporation
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
2y 5m
To Grant
99%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
604 granted / 697 resolved
+24.7% vs TC avg
Strong +16% interview lift
Without
With
+15.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
17 currently pending
Career history
714
Total Applications
across all art units

Statute-Specific Performance

§101
4.8%
-35.2% vs TC avg
§103
38.5%
-1.5% vs TC avg
§102
21.4%
-18.6% vs TC avg
§112
21.1%
-18.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 697 resolved cases

Office Action

§101 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 101 35 U.S.C. 101 reads as follows: Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title. Claims 1-20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to an abstract idea without significantly more. Claim(s) 11, 11 and 20 recite(s) “utiliz[ing] a probabilistic constellation shaping mechanism comprising a shaping encoder, a channel encoder, and a modulator to generate one or more QAM symbols; set a shaping output block to have a fixed length of output bits; and set shaping input bits used in the shaping encoder, wherein the input bits are a multiple of the first number of bits”. Each of these functions can be performed as mental processes with the aid of paper and pencil and/or basic calculator. This judicial exception is not integrated into a practical application because there is no output data signal that is transmitted. The claim(s) does/do not include additional elements that are sufficient to amount to significantly more than the judicial exception because the generic structure of a device comprising generic processing circuitry coupled to circuitry to perform the recited functions, or computer readable medium storing computer executable instructions comprising the recited functions do not go beyond a generic linking of the use of the judicial exception. Dependent claims 2-10 and 12-19 only further specify the abstract ideas without any practical applications, and are rejected similarly to claims 1 and 11. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-3, 5, 10-13, 15, and 20 is/are rejected under 35 U.S.C. 103 as being unpatentable over Wu et al. (US 2024/0214256, hereinafter “Wu” in view of Kim et al. (US 11, 012,187, hereinafter “Kim”). Regarding claims 1, 11 and 20, Wu discloses a device, the device comprising processing circuitry coupled to storage (also a processor, memory/computer-readable medium storing computer executable instructions, Fig. 3, para. 0333-0334), the processing circuitry configured to: utilize a probabilistic constellation shaping mechanism comprising a shaping encoder, a channel encoder, and a modulator to generate one or more quadrature amplitude modulation (QAM) symbols (distribution matcher 310, FEC encoder 320, and constellation mapper 335, Fig. 3, para. 0121, PCS, see also para. 0002, 0122-0127; QAM, see para. 0052, 0054; and distribution matching can be fixed-to-fixed or variable-to-fixed, para. 0133). However, Wu does not expressly disclose the circuitry is further configured to: set a shaping output block to have a fixed length of output bits; and set shaping input bits used in the shaping encoder, wherein the input bits are a multiple of a first number of bits. Kim discloses a similar probabilistic constellation shaping system using distribution matching, encoding, and QAM symbol mapping for data transmission (see Fig. 4, col. 18, ll. 32-35). Kim further discloses a number of inputs bits per block is 8, and the number of output bits is 12 (col. 35, ll. 35-46). Thus, Kim suggests implementing a fixed output of 12 bits, and set of input bits as a multiple of 8. Because both Wu and Kim disclose probabilistic constellation shaping systems, it would have been obvious to one of ordinary skill in the art, at the time the application was filed, to substitute one input and output bit length implementation for another for the predictable result of implementing a fixed output length of 12 bits, and an input of 8 bits (i.e. 1x multiple of 8). Regarding claims 2 and 12, Kim further discloses the first number of bits is equal to 32 bits, 16 bits, or 8 bits (8 bits, col. 35, ll. 41-42). Regarding claims 3 and 13, Wu further discloses the shaping output block is a payload of a number of low-density parity-check (LDPC) codewords (LDPC encoding, para. 0106). Regarding claims 5 and 15, Wu further discloses the shaping output block is comprised of a payload of a number of subcarriers (subcarriers, para. 0070, 0107). Regarding claims 10, Wu further discloses the channel encoder is an LDCP encoder (LDPC encoding, para. 0106). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID S HUANG whose telephone number is (571)270-1798. The examiner can normally be reached Monday - Friday, 9:00 a.m. - 5:00 p.m., EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Hannah Wang can be reached at (571) 272-9018. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /David S Huang/Primary Examiner, Art Unit 2631 2/7/2026
Read full office action

Prosecution Timeline

Dec 01, 2022
Application Filed
Jan 17, 2023
Response after Non-Final Action
Feb 07, 2026
Non-Final Rejection — §101, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12603675
METHOD AND SYSTEM FOR HIGH SPEED CABLE TESTING
2y 5m to grant Granted Apr 14, 2026
Patent 12597976
CONFIGURING INFORMATION FOR LOCATION DETERMINATION
2y 5m to grant Granted Apr 07, 2026
Patent 12592851
INFORMATION TRANSMISSION METHOD AND COMMUNICATION APPARATUS
2y 5m to grant Granted Mar 31, 2026
Patent 12587427
QUADRATURE SIGNAL PROCESSOR USING SINGLE ANALOG-TO-DIGITAL CONVERTER UNIT
2y 5m to grant Granted Mar 24, 2026
Patent 12568415
Activation of Linked Bandwidth Parts
2y 5m to grant Granted Mar 03, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
99%
With Interview (+15.6%)
2y 5m
Median Time to Grant
Low
PTA Risk
Based on 697 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month