Office Action Predictor
Last updated: April 16, 2026
Application No. 18/080,951

FINE-GRAINED DIRTY PAGE TRACKING OF IOMMU SECOND-STAGE LARGE PAGES

Non-Final OA §102
Filed
Dec 14, 2022
Examiner
VERBRUGGE, KEVIN
Art Unit
2132
Tech Center
2100 — Computer Architecture & Software
Assignee
Intel Corporation
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
2y 1m
To Grant
83%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allow Rate
505 granted / 570 resolved
+33.6% vs TC avg
Minimal -6% lift
Without
With
+-5.6%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
14 currently pending
Career history
584
Total Applications
across all art units

Statute-Specific Performance

§101
4.2%
-35.8% vs TC avg
§103
37.2%
-2.8% vs TC avg
§102
22.3%
-17.7% vs TC avg
§112
8.0%
-32.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 570 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(2) as being anticipated by U.S. Patent Application Publication 2023/0023229 to KUMAR et al. The applied reference has a common assignee with the instant application. Based upon the earlier effectively filed date of the reference, it constitutes prior art under 35 U.S.C. 102(a)(2). This rejection under 35 U.S.C. 102(a)(2) might be overcome by: (1) a showing under 37 CFR 1.130(a) that the subject matter disclosed in the reference was obtained directly or indirectly from the inventor or a joint inventor of this application and is thus not prior art in accordance with 35 U.S.C. 102(b)(2)(A); (2) a showing under 37 CFR 1.130(b) of a prior public disclosure under 35 U.S.C. 102(b)(2)(B) if the same invention is not being claimed; or (3) a statement pursuant to 35 U.S.C. 102(b)(2)(C) establishing that, not later than the effective filing date of the claimed invention, the subject matter disclosed in the reference and the claimed invention were either owned by the same person or subject to an obligation of assignment to the same person or subject to a joint research agreement. Regarding claim 1, KUMAR shows the claimed apparatus in Fig. 4, for example. He shows the claimed memory as memory 482, for example. He shows the claimed I/O bus as the bus between root complex 440 and memory 482, for example. He shows the claimed circuitry as root complex 440. At paragraphs 0072 and 0117 KUMAR teaches that his device “can perform dirty tracking at a sub-page granularity” as claimed. He describes the operation of the root complex 440 at 0094 and the I/O interfaces at 0129. Allowable Subject Matter Claims 2-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The claimed selective tracking based on a configuration setting and the claimed shadow page table are not found in the prior art of record. Claims 10-21 are allowed. The claimed IOMMU and its functionality are not found in the prior art of record. Note It is noted that any citations to specific pages, columns, lines, or figures in the prior art references and any interpretation of the reference should not be considered to be limiting in any way. A reference is relevant for all it contains and may be relied upon for all that it would have reasonably suggested to one having ordinary skill in the art. See MPEP § 2123. Conclusion Any inquiry concerning this Office action should be directed to the Examiner by phone at (571) 272-4214. Any response to this Office action should be labeled appropriately (including serial number, Art Unit 2132, and type of response) and mailed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450; hand-carried or delivered to the Customer Service Window at the Knox Building, 501 Dulany Street, Alexandria, VA 22314; faxed to (571) 273-8300; or filed electronically using the Patent Center. Information regarding the status of published or unpublished applications may be obtained from the Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about the Patent Center and visit https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Kevin Verbrugge/ Kevin Verbrugge Primary Examiner Art Unit 2132
Read full office action

Prosecution Timeline

Dec 14, 2022
Application Filed
Jan 25, 2023
Response after Non-Final Action
Jan 23, 2026
Non-Final Rejection — §102
Mar 24, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12596644
TECHNIQUES FOR LOGICAL-TO-PHYSICAL INFORMATION COMPRESSION
2y 5m to grant Granted Apr 07, 2026
Patent 12591475
CACHING LOOKUP TABLES FOR BLOCK FAMILY ERROR AVOIDANCE
2y 5m to grant Granted Mar 31, 2026
Patent 12585582
POWER-LOSS PROTECTION FOR ADDRESS CONVERSION TABLE USING A CHARGED CAPACITOR IN A STORAGE DEVICE
2y 5m to grant Granted Mar 24, 2026
Patent 12585583
MULTIPLE WRITE PROGRAMMING FOR A SEGMENT OF A MEMORY DEVICE
2y 5m to grant Granted Mar 24, 2026
Patent 12585589
Peripheral device with cache updating from multiple sources
2y 5m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
83%
With Interview (-5.6%)
2y 1m
Median Time to Grant
Low
PTA Risk
Based on 570 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month