Last updated: October 27, 2026

Application No. 18/143,831

THROUGH CORE VIA COAXIAL-TYPE INDUCTORS WITH TWO OR MORE MAGNETIC MATERIALS FOR POWER DELIVERY APPLICATIONS

Final Rejection

Filed

May 05, 2023

Examiner

MCCUTCHEON, COLIN RUSSELL

Art Unit

2892

Tech Center

2800 — Semiconductors & Electrical Systems

Assignee

Intel Corporation

OA Round

2 (Final)

Interview Optional

— +20.6% interview lift. Examiner has a relatively high allowance rate (88%); +20.6% interview lift. A written response may suffice.

Based on 58 resolved cases, 2023–2026

Examiner Intelligence

MCCUTCHEON, COLIN RUSSELL View full profile →

Grants 88% — above average

Career Allowance Rate

51 granted / 58 resolved

+19.9% vs TC avg

Strong +21% interview lift

Without

With

+20.6%

Interview Lift

resolved cases with interview

Typical timeline

3y 4m

Avg Prosecution

21 currently pending

Career history

Total Applications

across all art units

Statute-Specific Performance

§103

63.1%

+23.1% vs TC avg

§102

29.5%

-10.5% vs TC avg

§112

7.4%

-32.6% vs TC avg

Black line = Tech Center average estimate • Based on career data from 58 resolved cases

Prosecution Timeline

May 05, 2023

Application Filed

Nov 29, 2023

Response after Non-Final Action

May 22, 2026

Non-Final Rejection mailed

Aug 21, 2026

Response Filed

Oct 19, 2026

Final Rejection mailed (current)

Precedent Cases

Applications granted by this same examiner with similar technology

17/789,102

Patent 12772900

LED DISPLAY APPARATUS WITH TRANSFERRED SUBSTRATE AND MANUFACTURING METHOD OF THE SAME

4y 3m to grant Granted Oct 20, 2026

17/868,680

Patent 12772446

THREE-DIMENSIONAL MEMORY DEVICE, HAVING BRIDGE STRUCTURE, AND METHODS FOR FORMING THE SAME

4y 3m to grant Granted Oct 20, 2026

18/319,428

Patent 12740088

ENHANCEMENT MODE SWITCHING DEVICES AND MANUFACTURING METHODS THEREOF

3y 4m to grant Granted Sep 15, 2026

18/339,294

Patent 12740110

INTEGRATED TRANSISTOR HAVING AN OVER-THE-CHANNEL ETCH-STOP ISOLATION REGION

3y 2m to grant Granted Sep 15, 2026

17/849,980

Patent 12733193

SEMICONDUCTOR STRUCTURE COMPRISING FIRST lll-V COMPOUND LAYERAND SECOND lll-V COMPOUND LAYER AND METHOD OF MANUFACTURE

4y 2m to grant Granted Sep 08, 2026

Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.

Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4

Expected OA Rounds

88%

Grant Probability

99%

With Interview (+20.6%)

3y 4m (~0m remaining)

Median Time to Grant

Moderate

PTA Risk

Based on 58 resolved cases by this examiner. Grant probability derived from career allowance rate.