DETAILED ACTION
This action is in response to the request for continued examination filed on 11/19/2025.
Continued Examination Under 37 CFR 1.114
A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/19/2025 has been entered.
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 20-22 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Chang (US Patent 9350241). Regarding claim 20, Chang discloses (see fig. 3-4) a method comprising: determining an on-time of a power converter based on an output voltage of the power converter ([Column 4, 25-26] FB) and a first reference voltage ([Column 4, 26-29] VREF); determining an offset interval (see fig. 4) responsive to a difference a bias voltage ([Column 5, 61-63] BST) and a second reference voltage ([Column 5, 63-65] 3412 Vt); within the on-time (see fig. 4) and the offset interval (see fig. 4), connecting a switching terminal ([Column 3, 66-67, Column 4, 1-2] BST) of the power converter to a capacitor ([Column 3, 38-42] Cboot), and disconnecting the switching terminal ([Column 3, 66-67, Column 4, 1-2] BST) from a ground terminal (GND), to generate the bias voltage ([Column 3, 66-67, Column 4, 1-2] BST) across the capacitor ([Column 3, 38-42] Cboot); and within the on-time (see fig. 4) and outside the offset interval (see fig. 4), connecting the switching terminal ([Column 3, 66-67, Column 4, 1-2] BST) to the ground terminal (GND). Regarding claim 21, Chang discloses (see fig. 3-4) that the offset interval (see fig. 4) is with respect to a start of the on-time ([Column 4,37-50] 3311). Regarding claim 22, Chang discloses (see fig. 3-4) that the offset interval (see fig. 4) is with respect to an end of the on-time ([Column 4,37-50] 3311).
Allowable Subject Matter
Claims 1-19 and 23-24 are allowed.
The following is an examiner’s statement of reasons for allowance: Regarding claim 1, the prior art fails to teach or disclose an apparatus comprising: a first rectifying device coupled between the current terminal and a first bias terminal: a second rectifying device coupled between the first bias terminal and a second bias terminal… a second driver circuit having a second driver bias terminal, a second driver reference terminal, a second driver input, and a second driver output, the second driver bias terminal coupled to the second bias terminal, and the second driver reference terminal coupled to the current terminal; and a control circuit having first and second inputs and first and second control outputs the first input coupled to the first bias terminal, the second input coupled to a second reference terminal, the first control output coupled to the first driver input, and the second control output coupled to the second driver input, in combination with all the limitations set forth in claim 1. Regarding claim 13, the prior art fails to teach or disclose an apparatus comprising: a first rectifying device coupled between the current terminal and a first bias terminal; a second rectifying device coupled between the first bias terminal and a second bias terminal… a second driver circuit having a second driver bias terminal, a second driver reference terminal, a second driver input, and a second driver output, the second driver bias terminal coupled to the first bias terminal, the second driver reference terminal coupled to the ground terminal, and the second driver output coupled to the second control terminal; and a control circuit having first and second inputs and first and second control outputs, the first input coupled to the first bias terminal, the second input coupled to a reference terminal, the first control output coupled to the first driver input, and the second control output coupled to the second driver input, in combination with all the limitations set forth in claim 13. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.”
Response to Arguments
Applicant's arguments filed on 11/19/2025 have been fully considered but they are not persuasive. Regarding claim 20, the applicant argues that “As for claim 20, the Office has not shown that Chang describes that the BST terminal (the alleged switching terminal) is connected to the ground terminal during the on-time of a power converter. In contrast, claim 20 recites “within the on-time and outside the offset interval, connecting the switching terminal to the ground terminal.” For at least these reasons, claim 20 is also not anticipated by Chang. Moreover, USPTO’s burden of factually supporting a prima facie case of obviousness has not been met. Accordingly, Applicant respectfully requests the Office withdraw the § 102 rejection and allow the claims.”. The examiner does not agree with the applicant’s arguments regarding the Chang reference. When 32 is closed, the BST node is connected to the reference ground. Therefore, Chang does disclose (see fig. 3-4) a method comprising: within the on-time (see fig. 4) and outside the offset interval (see fig. 4), connecting the switching terminal ([Column 3, 66-67, Column 4, 1-2] BST) to the ground terminal (GND).
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to JEFFREY A GBLENDE whose telephone number is (571)270-5472. The examiner can normally be reached M-F 9am-5pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Monica Lewis can be reached at 571-272-1838. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/JEFFREY A GBLENDE/Primary Examiner, Art Unit 2838