DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention.
Claims 1-5 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Fujimasa et al. (12,177,992).
Regarding claim 1, Fujimasa et al., Figs. 1-2 show an assembly comprising:
a circuit board (12, Fig. 2) having a plurality of electrical components (121);
a plurality of terminal pins (13(2), Fig. 2) extending from the circuit board;
a first material layer (111) encases a portion of the circuit board and the plurality of electrical components (Fig. 2); and
a second material layer (112) encloses the first material layer and the circuit board, the second material layer defines a connector interface portion having a plurality of latch members (14, Fig. 1) extending therefrom.
Regarding claim 2, a material of the second material layer different from a material of the first material layer (column 4, lines 3-4).
Regarding claim 3, the material of the first material layer is a low pressure epoxy; andthe material of the second material layer is a thermoplastic material (column 3, lines 66-column 4, line 1).
Regarding claim 4, Fig. 2 shows the second material layer encases the entire circuit board.
Regarding claim 5, Fig. 2 shows the connector interface portion further comprises: a connector (13(1)) having a cavity to provide access to the plurality of terminal pins extending from the circuit board.
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claims 1, 6-10, 12, 15 and 18-20 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Yeom (9,660,395).
Regarding claim 1, Yeom discloses an assembly comprising:
a circuit board (220, Fig. 1) having a plurality of electrical components (121);
a plurality of terminal pins (not labeled, Fig. 1) extending from the circuit board;
a first material layer (422, Fig. 1) encases a portion of the circuit board and the plurality of electrical components (Fig. 3); and
a second material layer (300, Fig. 2) encloses the first material layer and the circuit board (Fig. 9), the second material layer defines a connector interface portion having a plurality of latch members (320, Fig. 2) extending therefrom.
Regarding claim 6, Fig. 2 shows a housing (100) having a plurality of tabs (120) extending therefrom that correspond to the plurality of latch members (column 6, lines 66-67).
Regarding claim 7, Fig. 2 shows each of the plurality of latch members are resilient members with a U-shaped latch and an opening (pointed at 320) configured to receive a respective tab (110) from the plurality of tabs of the housing (column 6, lines 66-67).
Regarding claim 8, when each opening of the plurality of latch members receive the respective tab from the plurality of tabs of the housing, the connector interface portion is releasably coupled to the housing in a snap-fit arrangement (column 6, lines 66-67 to column 7, lines 1-4).
Regarding claims 9 and 15, a pedal assembly comprising:
a housing (100, Fig. 1) having a plurality of tabs (120) extending therefrom;
a pedal arm (110, Fig. 1) configured to move relative to the housing;
a connector assembly releasably coupled to the housing, the connector assembly including:
a circuit board (220, Fig. 1) having:
a first end, an opposite second end, and a surface extending between the first end and the second end, and a plurality of electrical components coupled to the surface adjacent to the first end;
a plurality of terminal pins (four terminals next to 410, Fig. 8) extending from the first end of the circuit board;
a first material layer (422, Fig. 1) encases the first end, the plurality of electrical components, and a portion of the plurality of terminal pins (Fig. 3); and
a second material layer (300, Fig. 2) encloses the first material layer and the circuit board, the second material layer defines a connector interface portion and a plurality of latch members (320, Fig. 1), each of the plurality of latch members include an opening that is configured to receive a respective tab from the plurality of tabs of the housing to releasably couple the connector assembly to the housing (column 6, lines 66-67).
Regarding claim 10, a material of the second material layer is different from a material of the first material layer.
Regarding claim 12, Fig. 1 shows the connector interface portion further comprises: a connector (210) having a cavity to provide access to a portion of the plurality of terminal pins extending from the circuit board.
Regarding claim 18, a material of the second material layer is different from a material of the first material layer.
Regarding claim 19, the connector interface portion further comprises: a connector (210, Fig. 1) having a cavity to provide access to a portion of the plurality of terminal pins extending from the circuit board.
Regarding claim 20, Fig. 1 shows each of the plurality of latch members are resilient members with a U-shaped latch and the opening.
Claims 9 and 11 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Yamanaka (10,811,805).
Regarding claim 9, a pedal assembly comprising:
a housing (6(3), Fig. 1) having a plurality of tabs (33b) extending therefrom;
a pedal arm (32b, Fig. 1) configured to move relative to the housing;
a connector assembly releasably coupled to the housing, the connector assembly including:
a circuit board (2, Fig. 1) having:
a first end, an opposite second end, and a surface extending between the first end and the second end, and a plurality of electrical components (not labeled, Fig. 3) coupled to the surface adjacent to the first end;
a plurality of terminal pins (four terminals next to 20, Fig. 1 or Fig. 3) extending from the first end of the circuit board;
a first material layer (39, Fig. 1) encases the first end, the plurality of electrical components, and a portion of the plurality of terminal pins (Fig. 3); and
a second material layer ((4(3), Fig. 1) encloses the first material layer and the circuit board, the second material layer defines a connector interface portion and a plurality of latch members (42, Fig. 1), each of the plurality of latch members include an opening that is configured to receive a respective tab from the plurality of tabs of the housing to releasably couple the connector assembly to the housing (Fig. 4).
Regarding claim 11, a peripheral edge (edge of 40, Fig. 1); and
a continuous wall (41, Fig. 1) extending from the peripheral edge, the continuous wall configured to abut a portion of the pedal arm (at 32a, Fig. 1) when the pedal arm is in a fully depressed position.
Allowable Subject Matter
Claims 13-14 and 16-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Response to Arguments
Applicant's arguments filed 01/29/26 have been fully considered but they are not persuasive.
Applicant argues that Fujimasa, Yeom and Yamanaka are not disclosed “a first material layer encases a portion of the circuit board and the plurality of electrical components; and a second material layer encloses the first material layer and the circuit board, the second material layer defines a connector interface portion having a plurality of latch members extending therefrom.”
The Applicant also states that in paragraph [0022] of the instant application makes clear that the claim feature encase or enclose: As used herein, the term "encase" or "enclose", means to enclose or cover with a direct contact and the term "encapsulate" means to surround without a direct contact.
The Examiner disagrees.
Although “the term "encase" or "enclose", means to enclose or cover with a direct contact and the term "encapsulate" means to surround without a direct contact” as disclosed in the specification of the instant application, but those meanings have to be in the claim languages. As long as “a first material layer covers a portion of the circuit board and the plurality of electrical components; and a second material layer covers the first material layer and the circuit board” as disclosed by Fujimasa, Yeom and Yamanaka, and it is believed that the rejection should be sustained.
Conclusion
THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to THANH TAM T LE whose telephone number is (571)272-2094. The examiner can normally be reached 9AM-6PM.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Abdul Riyami can be reached at 571-270-3119. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/THANH TAM T LE/Primary Examiner, Art Unit 2831 02/10/26
thanh-tam.le@uspto.gov