Prosecution Insights
Last updated: April 19, 2026
Application No. 18/247,752

RANGING SENSOR, RANGING SYSTEM, AND ELECTRONIC DEVICE

Non-Final OA §103
Filed
Apr 04, 2023
Examiner
BAGHDASARYAN, HOVHANNES
Art Unit
3645
Tech Center
3600 — Transportation & Electronic Commerce
Assignee
Sony Semiconductor Solutions Corporation
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
3y 1m
To Grant
94%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allow Rate
759 granted / 971 resolved
+26.2% vs TC avg
Strong +16% interview lift
Without
With
+16.1%
Interview Lift
resolved cases with interview
Typical timeline
3y 1m
Avg Prosecution
85 currently pending
Career history
1056
Total Applications
across all art units

Statute-Specific Performance

§101
2.6%
-37.4% vs TC avg
§103
45.7%
+5.7% vs TC avg
§102
21.5%
-18.5% vs TC avg
§112
23.9%
-16.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 971 resolved cases

Office Action

§103
Claim Rejections - 35 USC § 103 Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1, 19, 20 and claims bellow are rejected under 35 U.S.C. 103 as being unpatentable over D1 US 20200174105 A1. Regarding claims bellow D1 teaches [Claim 1] A ranging sensor comprising: a light emission control circuit that generates a light emission pulse that controls a light emission timing of irradiation light;[0081] a pixel modulation unit(306) that performs charge distribution control in a pixel by a first ToF(ITOF) method; and[0032] a TDC that generates a count value corresponding to a flight time of the irradiation light by a second ToF method, [0032](DtoF) but does not explicitly teach wherein the light emission control circuit is arranged adjacent to the pixel modulation unit and the TDC. Although D1 does not explicitly teach limitation above it is just a matter of the rearrangement and placement of parts which is obvious modification for one of ordinary skills in the art in order to build all on one unit for compact lidar devices. [Claim 14] The ranging sensor according to claim 1, wherein the first ToF method is an indirect ToF method, andthe second ToF method is a direct ToF method. [0032] [Claim 15] The ranging sensor according to claim 1, wherein the light emission control circuit includes: a first pulse generation unit that generates a reference pulse by the first ToF method; a second pulse generation unit that generates a reference pulse by the second ToF method; and a selector that selects any one of the reference pulse of the first pulse generation unit or the reference pulse of the second pulse generation unit as the light emission pulse.[0032] [Claim 16] The ranging sensor according to claim 15, wherein the light emission control circuit further includes a switching control unit that controls any one of the pixel modulation unit or the TDC to a standby state.[0032](obvious/implisit) [Claim 17] The ranging sensor according to claim 15, wherein the light emission control circuit includes:a first adjustment unit that adjusts an output timing of the light emission pulse output to the pixel modulation unit; a second adjustment unit that adjusts an output timing of the light emission pulse output to the TDC; and a third adjustment unit that adjusts an output timing of the light emission pulse output to a light emission drive unit that drives a light emission unit that emits the irradiation light.[0032](light emission art is implicit/obvious as changes from ITOF to DTOF) [Claim 18] The ranging sensor according to claim 17, wherein the first adjustment unit to the third adjustment unit are arranged on a subsequent stage of the selector.[0032](selector decides when to activate the 306 or 308 and therefore supply start or pulse depending on what is acctivated) Claim(s) bellow are rejected under 35 U.S.C. 103 as being unpatentable over D1 US 20200174105 A1 in view of D2 US 20190011567 A1. Although D1 does not explicitly teach [Claim 2] The ranging sensor according to The ranging sensor according to formed by stacking a first semiconductor substrate and a second semiconductor substrate, wherein the first semiconductor substrate includes a light receiving region that receives reflected light, which is the irradiation light reflected by an object, and the second semiconductor substrate includes the light emission control circuit, the pixel modulation unit, and the TDC. [Claim 3] The ranging sensor according to claim 2, wherein the first semiconductor substrate includes a first pixel region in which pixels that receive the reflected light by the first ToF method are arranged in a matrix, a second pixel region in which pixels that receive the reflected light by the second ToF method are arranged in a matrix, and a clearance region arranged between the first pixel region and the second pixel region. [Claim 4] The ranging sensor according to claim 2, wherein the second semiconductor substrate further includes a power supply input unit that externally receives an input of power supply, and the power supply input unit is arranged adjacent to the pixel modulation unit. [Claim 5] The ranging sensor according to claim 4, wherein long sides of rectangular regions of the power supply input unit and the pixel modulation unit are arranged adjacent to each other.(obvious rearrangement of parts) [Claim 6] The ranging sensor according to claim 3, wherein the TDC is arranged adjacent to an under-pixel circuit region including a pixel circuit corresponding to the second pixel region of the first semiconductor substrate. .(obvious rearrangement of parts) [Claim 7] The ranging sensor according to claim 3, wherein the second semiconductor substrate includes the TDC in a region corresponding to the clearance region of the first semiconductor substrate. .(obvious rearrangement of parts in order to obtain efficient placing of the component on the circuit board) [Claim 11] The ranging sensor according to 1 formed by stacking a first semiconductor substrate, a second semiconductor substrate, and a third semiconductor substrate, wherein the first semiconductor substrate includes a light receiving region that receives reflected light, which is the irradiation light reflected by an object, and the second semiconductor substrate includes the light emission control circuit, the pixel modulation unit, and the TDC. D2 teaches Using different stacked units on single substrate side by side to each other with power supply and other electronics and sensor+ emitter components [0085], (fig. 6) [0117] It would be obvious to one of ordinary skills in the art at the time of filing to modify teachings by D1 with teaching by D2 in order to build compact integrated unit for LIDAR device. Although D1 does not explicitly teach [Claim 8] The ranging sensor according to claim 3, wherein the second semiconductor substrate further includes an ADC that AD-converts a pixel signal by the first ToF method in a region corresponding to the clearance region of the first semiconductor substrate. [Claim 13] The ranging sensor according to claim 11, wherein the second semiconductor substrate includes a pixel ADC region that performs pixel ADC in a region corresponding to a first pixel region of the first semiconductor substrate in which pixels that receive the reflected light are arranged in a matrix by the first ToF method. It would be obvious to one of ordinary skills in the art at the time of filing to modify teachings by D1 to add ADC unit in order to convert analog signal to digital and further analyze the amplitude of the signal on computer. [Claim 12] The ranging sensor according to claim 11, wherein the third semiconductor substrate includes a first data processing circuit that calculates ranging data by the first ToF method and a second data processing circuit that calculates ranging data by the second ToF method.(See D1 abstract ) Claim(s) 9 and claims bellow are rejected under 35 U.S.C. 103 as being unpatentable over D1 US 20200174105 A1 in view of D3 US 20200348415 A1. Although D1 does not teach D3 teaches [Claim 9] The ranging sensor according to claim 1, wherein the light emission control circuit generates the light emission pulse by the first ToF method and the light emission pulse by the second ToF method in a time division manner. [0022+0029] [Claim 10] The ranging sensor according to claim 1, wherein a circuit that generates the light emission pulse by the first ToF method and a circuit that generates the light emission pulse by the second ToF method are separately arranged as the light emission control circuit. [0022+0029] It would be obvious to one of ordinary skills in the art at the time of filing to modify teachings by D1 with teaching by D3 in order to obtain separate measurement using two different method and identify issues with different approaches. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to HOVHANNES BAGHDASARYAN whose telephone number is (571)272-7845. The examiner can normally be reached Mon-Fri 7am - 5 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Isam Alsomiri can be reached at 5712726970. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /HOVHANNES BAGHDASARYAN/Examiner, Art Unit 3645
Read full office action

Prosecution Timeline

Apr 04, 2023
Application Filed
Feb 23, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12591059
OPTICAL RANGING DEVICE AND OPTICAL RANGING METHOD
2y 5m to grant Granted Mar 31, 2026
Patent 12591047
OPTICAL SYSTEM FOR LIGHT DETECTION AND RANGING
2y 5m to grant Granted Mar 31, 2026
Patent 12585000
RECEIVING DEVICE FOR AN OPTICAL MEASUREMENT APPARATUS FOR CAPTURING OBJECTS, LIGHT SIGNAL REDIRECTION DEVICE, MEASUREMENT APPARATUS AND METHOD FOR OPERATING A RECEIVING DEVICE
2y 5m to grant Granted Mar 24, 2026
Patent 12569880
CMOS ULTRASONIC TRANSDUCERS AND RELATED APPARATUS AND METHODS
2y 5m to grant Granted Mar 10, 2026
Patent 12560721
SPAD LIDAR SYSTEM WITH BINNED PIXELS
2y 5m to grant Granted Feb 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
94%
With Interview (+16.1%)
3y 1m
Median Time to Grant
Low
PTA Risk
Based on 971 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month