DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Priority
Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55.
Information Disclosure Statement
The information disclosure statement (IDS), submitted on 8/21/25, 6/17/24, 6/9/23, is/are in compliance with the provisions of 37 CFR 1.97. Accordingly, the IDS is/are being considered by the examiner.
Claim Objections
Claim 8 objected to because of the following informalities:
“of the second holes” should read “of the plurality of second holes” lines 2-3 + line 5.
Appropriate correction is required.
Claim Rejections - 35 USC § 112
The following is a quotation of 35 U.S.C. 112(b):
(b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention.
The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph:
The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
Claim 3, 6-10, 13 rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention.
Claim 3, 6-10 indefinite due to “a plane of the photonic crystal layer” in lines 3-4. A plane of the photonic crystal layer is already introduced in independent claim 1. It is unclear whether the claim 3, 6-10 planes of the photonic crystal layer are equivalent to that of claim 1. Examiner interprets all photonic crystal layer plane references to be equivalent to each other.
Claim 13 indefinite due to “third semiconductor layer” in line 3. Only a “first” semiconductor layer is introduced in the claims (claim 1) prior to introducing a “third” semiconductor layer. Examiner interprets “third semiconductor layer” to be the second semiconductor layer in the device for claim 13.
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
(a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention.
Claim(s) 1-5, 7, 10-12, 15 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Hoshino (JP-2012015228-A, machine translation “Hoshino_English” cited and included herewith).
Regarding claim 1, Hoshino discloses a photonic-crystal surface emitting laser (fig. 4a laser 400, lines 316-323) comprising: a first semiconductor layer (fig. 4a first semiconductor layer 405, line 336); a photonic crystal layer having a refractive index higher than a refractive index of the first semiconductor layer and provided on the first semiconductor layer (fig. 4a photonic crystal layer 408+409 w/ refractive index 2.55 higher than 2.48 of 405, 408+409 on 405 once rotated (see rotated fig. 4a, no orientation required by claim), lines 335-341); and an active layer provided opposite to the first semiconductor layer with respect to the photonic crystal layer (fig. 4a active layer 403 opposite 405 with respect to 408+409, line 342); wherein the photonic crystal layer has a first region and a plurality of second regions each having a refractive index different from a refractive index of the first region and periodically disposed in the first region in a plane of the photonic crystal layer (fig. 4a 408+409 has first region 408 and plurality of second regions 409s, 409s have index different from 408 index (409 “empty” hole index roughly 1, 408 index = 2.55)), 409s disposed in 408 in a plane of 408+409 (horizontal plane left to right in figure)), and wherein the plurality of second regions extend from the photonic crystal layer to the first semiconductor layer (fig. 4a 409s extend from 408+409 to 405).
PNG
media_image1.png
536
722
media_image1.png
Greyscale
fig. 4a
PNG
media_image1.png
536
722
media_image1.png
Greyscale
Rotated fig. 4a
Regarding claim 2, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1, wherein the plurality of second regions are holes extending from the photonic crystal layer to the first semiconductor layer (fig. 4a 409s are holes extending from 408+409 to 405, line 331).
Regarding claim 3, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1, wherein the plurality of second regions are disposed in a square lattice in a plane of the photonic crystal layer (fig. 4a 409s in square lattice in plane of 408+409, lines 345-348), and wherein a depth of each of the plurality of second regions is greater than or equal to a lattice constant of the square lattice (fig. 4a 409 depth = 200 nm greater than lattice constant 160 nm, lines 345-348).
Regarding claim 4, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1, wherein the plurality of second regions include a plurality of first holes and a plurality of second holes (fig. 4a 409s include first holes (1st and 3rd 409s left to right) and second holes (2nd and 4th 409s left to right)), and wherein at least one of the plurality of first holes and the plurality of second holes extends from the photonic crystal layer to the first semiconductor layer (fig. 4a all 409s extend from 408+409 to 405).
Regarding claim 5, Hoshino discloses the photonic-crystal surface emitting laser according to claim 4, wherein the plurality of first holes and the plurality of second holes extend from the photonic crystal layer to the first semiconductor layer (fig. 4a all 409s extend from 408+409 to 405).
Regarding claim 7, Hoshino discloses the photonic-crystal surface emitting laser according to claim 4, wherein the plurality of first holes and the plurality of second holes are disposed in a square lattice in a plane of the photonic crystal layer (fig. 4a all 409s in square lattice in left right plane of 408+409, lines 345-348), and wherein a depth of each of the plurality of first holes and a depth of each of the plurality of second holes are greater than or equal to a lattice constant of the square lattice (fig. 4a all 409s depth = 200 nm greater than lattice constant 160 nm, lines 345-348).
Regarding claim 10, Hoshino discloses the photonic-crystal surface emitting laser according to claim 4, wherein the plurality of first holes and the plurality of second holes are disposed in a square lattice in a plane of the photonic crystal layer (fig. 4a all 409s in square lattice in left right plane of 408+409, lines 345-348), and wherein a depth of each of the plurality of first holes and a depth of each of the plurality of second holes are 5 times a lattice constant of the square lattice or less (fig. 4a all 409s depth = 200 nm less than 5 times lattice constant 160 nm, lines 345-348).
Regarding claim 11, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1, comprising: a second semiconductor layer provided between the photonic crystal layer and the active layer (annotated fig. 4a second semiconductor layer 404/2SL between 408+409 and 403, lines 338-341), wherein an end portion of each of the plurality of second regions on a side of toward the active layer is positioned at an interface between the photonic crystal layer and the second semiconductor layer (annotated fig. 4a EP of each 409 on a side toward 403 positioned at interface (top side of 2SL/404) between 408+409 and 2SL/404).
PNG
media_image2.png
554
749
media_image2.png
Greyscale
Annotated fig 4a
Regarding claim 15, Hoshino discloses a method of manufacturing a photonic- crystal surface emitting laser (fig. 4a laser 400, lines 316-323), the method comprising: forming a photonic crystal layer on a first semiconductor layer (rotated fig. 4a photonic crystal layer 408+409 on first semiconductor layer 405 in orientation shown in rotated fig. 4a, lines 335-341), the photonic crystal layer having a refractive index higher than a refractive index of the first semiconductor layer (fig. 4a photonic crystal layer 408+409 w/ refractive index 2.55 higher than 2.48 of 405, lines 335-341); and forming an active layer opposite to the first semiconductor layer with respect to the photonic crystal layer (fig. 4a active layer 403 opposite 405 with respect to 408+409, line 342); wherein the photonic crystal layer has a first region and a plurality of second regions each having a refractive index different from a refractive index of the first region and periodically disposed in the first region in a plane of the photonic crystal layer (fig. 4a 408+409 has first region 408 and plurality of second regions 409s, 409s have index different from 408 index (409 “empty” hole index roughly 1, 408 index = 2.55)), 409s disposed in 408 in a plane of 408+409 (horizontal plane left to right in figure)), and wherein the plurality of second regions extend from the photonic crystal layer to the first semiconductor layer (fig. 4a 409s extend from 408+409 to 405).
Second interpretation Hoshino for claim 12 rejection (and a second claim 1 rejection) (“photonic crystal layer” includes 404)
Regarding claim 1, Hoshino discloses a photonic-crystal surface emitting laser (fig. 4a laser 400, lines 316-323) comprising: a first semiconductor layer (fig. 4a first semiconductor layer 405, line 336); a photonic crystal layer having a refractive index higher than a refractive index of the first semiconductor layer and provided on the first semiconductor layer (fig. 4a photonic crystal layer 408+409+404 w/ refractive index 2.55 higher than 2.48 of 405, 408+409+404 on 405 once rotated (see rotated fig. 4a, no orientation required by claim), lines 335-341); and an active layer provided opposite to the first semiconductor layer with respect to the photonic crystal layer (fig. 4a active layer 403 opposite 405 with respect to 408+409+404, line 342); wherein the photonic crystal layer has a first region and a plurality of second regions each having a refractive index different from a refractive index of the first region and periodically disposed in the first region in a plane of the photonic crystal layer (fig. 4a 408+409+404 has first region 408 and plurality of second regions 409s, 409s have index different from 408 index (409 “empty” hole index roughly 1, 408 index = 2.55)), 409s disposed in 408 in a plane of 408+409+404 (horizontal plane left to right in figure)), and wherein the plurality of second regions extend from the photonic crystal layer to the first semiconductor layer (fig. 4a 409s extend from 408+409+404 to 405).
Regarding claim 12, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1, wherein an end portion of each of the plurality of second regions on a side of toward the active layer is positioned closer to the first semiconductor layer than an interface between the photonic crystal layer and the active layer (annotated fig. 4a2 EP of each 409 on side toward 403 is closer to 405 than to interface INT between 408+409+404 and 403).
PNG
media_image3.png
536
722
media_image3.png
Greyscale
Annotated fig. 4a2
Claim Rejections - 35 USC § 103
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claim(s) 6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hoshino in view of Otsuka (US-20080240179-A1).
Regarding claim 6, Hoshino discloses the photonic-crystal surface emitting laser according to claim 4, wherein the plurality of first holes and the plurality of second holes are disposed in a square lattice in a plane of the photonic crystal layer (fig. 4a all 409s disposed in square lattice in plane left to right of 408+409, lines 345-348).
Hoshino does not disclose wherein a ratio d/a between a distance d between one of the plurality of first holes and one of the plurality of second holes adjacent thereto and a lattice constant a of the square lattice is 0.35 to 0.45.
Otsuka discloses a photonic crystal SE laser with main and secondary hole lattices and an analogous d/a ratio of .15 to .35 or .35 to .50, where the d/a ratio is used to control/balance the feedback effect, with .35 having the widest applicability when considering main + secondary reflected light phase difference + feedback effect (fig. 3, 0040-0045, 0051-0052, claims 2-3).
It is well known to optimize values to achieve desired results (MPEP 2144.05 II A/B).
It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have used the double lattice arrangement from Otsuka (main + secondary) with a ratio d/a between a distance d between one of the plurality of first holes and one of the plurality of second holes adjacent thereto and a lattice constant a of the square lattice is 0.35 to 0.45 to allow for adjustment of feedback effect + balance the benefits of both a higher feedback effect and lower feedback effect and allow for design of wider range of structures/main+secondary phase differences (Otsuka 0007, 0010-0016, 0051-0052).
Claim(s) 8 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hoshino in view of Yoshida_NPL (”Yoshida_NPL” cited and included herewith).
Regarding claim 8, Hoshino discloses the photonic-crystal surface emitting laser according to claim 4.
Hoshino does not disclose wherein an area of each of the second holes in a plane of the photonic crystal layer is larger than an area of each of the plurality of first holes, and wherein each of the second holes is deeper than each of the plurality of first holes.
Yoshida_NPL discloses a double-lattice photonic crystal resonator with 1 lattice of deeper + larger area holes and 1 lattice of shallower + smaller area holes (Yoshida_NPL fig. 2 Structure I pg. 124).
It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the double lattice structure in Yoshida fig. 2 Structure I in the device in Hoshino and have an area of each of the second holes in a plane of the photonic crystal layer larger than an area of each of the plurality of first holes, and wherein each of the second holes is deeper than each of the plurality of first holes to provide higher threshold gain difference + suppress higher order modes better than the Hoshino single-lattice structure while minimizing the manufacturing complexity compared to Structure II and III (Structure I keeps the natural increased depth produced by larger area etching) (Yoshida pg. 122 par. 1-2).
Claim(s) 9 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hoshino in view of Noda (US-20190067907-A1).
Regarding claim 9, Hoshino discloses the photonic-crystal surface emitting laser according claim 4.
Hoshino does not clearly disclose wherein a shape of each of the plurality of first holes and a shape of each of the plurality of second holes in a plane of the photonic crystal layer are circular or elliptical.
Noda discloses a 2d photonic crystal surface emitting laser with circular holes (fig. 2 circular holes 1221+1222, 0058+0059).
It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have a shape of each of the plurality of first holes and a shape of each of the plurality of second holes in a plane of the photonic crystal layer circular to simplify manufacturing process and allow for increased distance + more control over distance between holes (Noda 0020).
Claim(s) 13 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hoshino in view of Noda/"Noda2" (US-20040247009-A1).
Regarding claim 13, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1.
Hoshino does not disclose comprising: a p-type third semiconductor layer provided on the active layer, wherein the first semiconductor layer and the photonic crystal layer are n- type layers.
Noda2 disclose a 2d photonic crystal SE laser with an n-type first semiconductor and photonic crystal layer and a p-type second/”third” semiconductor layer (fig. 1 laser 1 with n-type first semiconductor layer 3 and photonic crystal 10 embedded in 3, and p-type second semiconductor layer 5, 0077-0079).
It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have the third semiconductor layer provided on the active layer be p-type, wherein the first semiconductor layer and the photonic crystal layer are n- type layers, with the appropriate modifications to other layer conductivity types (e.g. electrode type), to increase optical and thermal efficiency compared to device with first semiconductor and photonic crystal layer being p-type.
Claim(s) 14 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hoshino in view of Lu (US-20190252855-A1).
Regarding claim 14, Hoshino discloses the photonic-crystal surface emitting laser according to claim 1.
Hoshino does not disclose wherein the first semiconductor layer contains indium phosphide, and wherein the first region of the photonic crystal layer contains indium gallium arsenide phosphide.
Lu discloses a 2d photonic crystal laser with a number of candidate materials, including InP and InGaAsP, for the semiconductor layers + photonic crystal layer (0034).
It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have the first semiconductor layer contains indium phosphide, and wherein the first region of the photonic crystal layer contains indium gallium arsenide phosphide to take advantage of the higher efficiency and reduced chance of crystal defects with InP/InGaAsP layers.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
WO-2016031965-A1: Discloses 2D photonic crystal laser with two separate lattices with first and second holes with different depths, shapes, and diameters
JP-5721422-B2: Discloses various hole arrangements for 2D photonic crystal laser
WO-2014136962-A1: Discloses 2D photonic crystal laser with two separate lattices with first and second circular regions arranged in varying angular orientations with respect to one another
Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alex Ehrlich whose telephone number is (703)756-5716. The examiner can normally be reached M-F 8-5.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, MinSun Harvey can be reached at (571) 272-1835. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/A.E./Examiner, Art Unit 2828
/MINSUN O HARVEY/Supervisory Patent Examiner, Art Unit 2828