Prosecution Insights
Last updated: October 02, 2026
Application No. 18/279,205

Display Substrate, Display Panel and Display Device

Non-Final OA §103
Filed
Aug 28, 2023
Priority
Oct 31, 2022 — nonprovisional of PCT/CN2022/128741 +1 more
Examiner
YEUNG LOPEZ, FEIFEI
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
BOE Technology Group Co., Ltd.
OA Round
3 (Non-Final)
81%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
79%
With Interview

Examiner Intelligence

Grants 81% — above average
81%
Career Allowance Rate
884 granted / 1088 resolved
+13.3% vs TC avg
Minimal -3% lift
Without
With
+-2.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
36 currently pending
Career history
1123
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
55.2%
+15.2% vs TC avg
§102
24.1%
-15.9% vs TC avg
§112
17.3%
-22.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1088 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 23, 2026 has been entered. Claim Rejections - 35 USC § 103 The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action. Claim(s) 1-16 is/are rejected under 35 U.S.C. 103 as being unpatentable over Xie et al (PG Pub 2011/0073867 A1), Wang et al (PG Pub 2020/0168461 A1), and Kim et al (PG Pub 2014/0197382 A1). Regarding claim 1, Xie teaches a display substrate, comprising: a base substrate (1, fig. 9); a first conductive layer (4;15a to 15c, paragraph [0032]) which is located at a side of the base substrate and comprises a gate line (paragraph [0032]) a first insulation layer (10, paragraph [0031]) located on an upper surface of the first conductive layer in a direction away from the base substrate: and a second conductive layer (8) which is located on an upper surface of the first insulation layer in the direction away from the base substrate and comprises a data line (3, fig. 1, paragraph [0033]); wherein the first conductive layer is a metal conductive layer, the first conductive layer comprising a core conductive layer (15b) and a functional conductive layer (15c) that are stacked along the direction away from the base substrate; a material of the core conductive layer comprises: a conductive metal material (Cu or Al, paragraphs [0030][0032]); a material of the functional conductive layer comprises: a first diffusion barrier metal material (paragraph [0030]) and at least one first adhesion force enhancing metal material (paragraph [0032]). Xie does not teach “wherein the first diffusion barrier metal material is configured to block diffusion of the conductive metal material, and the at least one first adhesion force enhancing metal material is configured to enhance an adhesion force between the functional conductive layer and a photoresist used in a patterning process of the functional conductive layer” or “a surface energy of any of the at least one first adhesion force enhancing metal material is less than or equal to 325 mJ/m2, and a range of a sum of atomic percents of all of the at least one first adhesion force enhancing metal material in the functional conductive layer is 5% to 60%.” In the same field of endeavor, Wang teaches a first conductive layer comprises a first diffusion barrier metal material (Mo in MoNiTi, paragraph [0014]) and at least one first adhesion force enhancing metal material (Ti in MoNiTi), for the benefit of reducing stress and improving yield (paragraph [0004]). Wang does not teach “wherein the first diffusion barrier metal material is configured to block diffusion of the conductive metal material, and the at least one first adhesion force enhancing metal material is configured to enhance an adhesion force between the functional conductive layer and a photoresist used in a patterning process of the functional conductive layer”; Wang teaches the same materials (Mo and Ti) disclosed by Applicant, Wang’s conductive layer can perform the same function as claimed. Xie does not teach “a surface energy of any of the at least one first adhesion force enhancing metal material is less than or equal to 325 mJ/m2, and a range of a sum of atomic percents of all of the at least one first adhesion force enhancing metal material in the functional conductive layer is 5% to 60%.” In the same field of endeavor, Kim teaches a range of a sum of atomic percents of all of the at least one first adhesion force enhancing metal material in the functional conductive layer is 5% to 60% (paragraphs [0085][0112]), for the benefit of preventing corrosion of the metal layer underneath/above it (paragraph [0117]). Kim does not explicitly teach that the at least one first adhesion force enhancing metal material is configured to enhance an adhesion force between the functional conductive layer and a photoresist used in a patterning process of the functional conductive layer (functional language); a surface energy of any of the at least one first adhesion force enhancing metal material is less than or equal to 325 mJ/m2. Since Kim teaches the very same material for the adhesion force enhancing metal material (titanium, paragraphs [0085][0112] of Kim and current claim 4), they inherently possess the same claimed property (surface energy) and function. Regarding claim 2, Kim teaches the display substrate of claim 1, wherein the material of the functional conductive layer further comprises: a first oxidation resistance metal material (nickel, Ni, paragraph [0112]), configured to enhance an oxidation resistance performance of the functional conductive layer; and a sum of atomic percents of the first oxidation resistance metal materials in the functional conductive layer is 5% to 30% (paragraph[0112]). Regarding claim 3, Kim teaches the display substrate of claim 2, wherein the first oxidation resistance metal material comprises: nickel (paragraph [0112]). Regarding claim 4, Kim teaches the display substrate of claim 1, wherein the at least one first adhesion force enhancing metal material in the functional conductive layer comprises: at least one of aluminum, silver, gold, barium, bismuth, cadmium, cerium, chromium, titanium (paragraphs [0085][0112]), gallium, germanium, indium, manganese, neodymium, palladium, platinum, rubidium, antimony, scandium, tin, strontium, yttrium, zinc, and zirconium. Regarding claim 5, Kim does not explicitly teach the display substrate claim 1, wherein the first diffusion barrier metal material and the conductive metal material are configured such that they are able to be etched using a same etching liquid. Since Kim teaches the very same materials the first diffusion barrier metal material and the conductive metal material (Mo and Cu, paragraphs [0084][0105][0085][0112] of Kim and current claim 4), they inherently possess the same claimed property such as being etched with the same etching liquid. Regarding claim 6, Kim teaches the display substrate of claim1, wherein the conductive metal material comprises copper (paragraphs [0108][0112]); and the first diffusion barrier metal material comprises molybdenum (paragraphs [0108][0112]). Regarding claim 7, Kim teaches the display substrate of claim1, wherein a range of atomic percents of the first diffusion barrier metal material in the functional conductive layer is 40% to 90% (50%: 100% minus those of titanium and nickel, 20 and 30, respectively, paragraph [0112]). Regarding claim 8, Wang and Kim teaches the display substrate of claim1, wherein the metal conductive layer further comprises: a buffer conductive layer (first buffer, paragraphs [0012][0013]; 147, fig. 6 of Kim), located at a side of the core conductive layer away from the functional conductive layer and in contact with the core conductive layer; and a material of the buffer conductive layer comprises: a second diffusion barrier metal material, configured to block diffusion of the conductive metal material (paragraph [0014] of Wang; paragraph [0085] of Kim). Regarding claim 9, Wang and Kim teaches the display substrate of claim 8, wherein the second diffusion barrier metal material comprises molybdenum (paragraph [0014] of Wang; paragraph [0085] of Kim). Regarding claim 10, Wang and Kim teaches the display substrate of claim 8, wherein the material of the buffer conductive layer further comprises at least one second adhesion force enhancing metal material (Ti, paragraph [0014] of Wang; titanium, paragraph [0085] of Kim), configured to enhance an adhesion force between the buffer conductive layer and the core conductive layer (can perform the same function, see claim 1). Regarding claim 11, Kim teaches the display substrate of claim 10, wherein a surface energy of any of the at least one second adhesion force enhancing metal material is less than or equal to 325 mJ/m2 (titanium, paragraph [0085], same material, same property, see claim 1), and a range of a sum of atomic percents of all of the at least one second adhesion force enhancing metal material in the functional conductive layer is 5% to 60% (paragraph [0085]). Regarding claim 12, Wang and Kim teaches the display substrate of claim 10, wherein the second adhesion force enhancing metal material in the buffer conductive layer comprises: at least one of aluminum, silver, gold, barium, bismuth, cadmium, cerium, chromium, titanium (paragraph [0014] of Wang; paragraph [0085]), gallium, germanium, indium, manganese, neodymium, palladium, platinum, rubidium, antimony, scandium, tin, strontium, yttrium, zinc, and zirconium. Regarding claim 13, Kim teaches the display substrate of claim 8, wherein the material of the buffer conductive layer further comprises: a second oxidation resistance metal material, configured to enhance an oxidation resistance performance of the buffer conductive layer (nickel, paragraph [0085]); and a sum of atomic percents of the second oxidation resistance metal material in the buffer conductive layer is 5% to 30% (paragraph [0112]). Regarding claim 14, Wang and Kim teaches the display substrate of claim 13, wherein the first oxidation resistance metal material comprises nickel (paragraph [0014] of Wang; paragraph [0085] of Kim). Regarding claim 15, Kim teaches the display substrate of claim 8, wherein the second diffusion barrier metal material comprises molybdenum (paragraphs [0085][0112]); and a range of atomic percents of the second diffusion barrier metal material in the buffer conductive layer is 40% to 90% (50%: 100% minus those of titanium and nickel, 20 and 30, respectively, paragraph [0112]). Regarding claim 16, Wang and Kim teaches the display substrate of claim 8, wherein the material of the buffer conductive layer and material of the functional conductive layer are the same (paragraphs [0014][0015] of Wang; paragraphs [0085][0112] of Kim). Claim(s) 18 is/are rejected under 35 U.S.C. 103 as being unpatentable over Xie et al (PG Pub 2011/0073867 A1), Wang et al (PG Pub 2020/0168461 A1), and Kim et al (PG Pub 2014/0197382 A1) as applied to claim 1 above, and further in view of Chen (PG Pub 2023/0343837 A1) and Kimura (PG Pub 2005/0161670 A1). Regarding claim 18, the previous combination remains as applied in claim 1. Xie further teaches The previous combination does not teach the thicknesses of the claimed layers. It would have been obvious to the skilled in the art before the effective filing date of the invention to adjust the thicknesses of the layers to optimize the electrical characteristics of the device according to its intended use. Furthermore, in the same field of endeavor, Chen teaches a thickness of a copper layer (in 40, paragraph [0090]) is 1000Å to 6000Å; and a thickness a Mo-Ti-Ni layer is 50Å to 600Å (paragraph [0092]), for the benefits of providing a conductive wiring and a light shield layer that ensures performance stability of the device (paragraph [0092]). Thus, it would have been obvious to the skilled in the art before the effective filing date of the invention to make a thickness of the core conductive layer 1000Å to 6000Å; and a thickness of the functional conductive layer 50Å to 600Å, for the benefits of providing a conductive wiring and a light shield layer that ensures performance stability of the device. Xie further teaches the first conductive layer comprises a plurality of conductive patterns (4 and 6, fig. 9, paragraph [0047]) The previous combination does not teach a range of a sidewall slope angle of the conductive patterns is 40º to 50º. In the same field of endeavor, Kimura teaches a range of a sidewall slope angle of the conductive patterns is 40º to 50º (paragraph [0076]), for the benefit of reducing breakage (paragraph [0017]). Thus, it would have been obvious to the skilled in the art before the effective filing date of the invention to make teach a range of a sidewall slope angle of the conductive patterns to be 40º to 50º, for the benefit of reducing breakage. Claim(s) 21 and 22 is/are rejected under 35 U.S.C. 103 as being unpatentable over Xie et al (PG Pub 2011/0073867 A1), Wang et al (PG Pub 2020/0168461 A1), and Kim et al (PG Pub 2014/0197382 A1) as applied to claim 1 above, and further in view of Chen (PG Pub 2023/0343837 A1). Regarding claim 21, the previous combination remains as applied in claim 1. The previous combination does not teach an opposite substrate disposed opposite to the display substrate. In the same field of endeavor, Imamura teaches a display substrate (10, fig. 4) and an opposite substrate (20) disposed opposite to the display substrate, for the benefit of preventing external elements such as water and oxygen from entering the device that cause degradation (paragraph [0046]). Thus, it would have been obvious to the skilled in the art before the effective filing date of the invention to include an opposite substrate disposed opposite to the display substrate for the benefit of preventing external elements such as water and oxygen from entering the device that cause degradation. Regarding claim 22, Xie in view of Wang, Kim, and Imamura teaches a display device, comprising the display panel of claim 21. Response to Arguments Applicant’s arguments with respect to the pending claim(s) have been considered but are not persuasive. Applicant states (first paragraph, page 8, remarks) As shown in the figure below (FIG. 9 of Xie), it is clearly shown that the gate insulating layer 10 is not disposed on the upper surface of the layers 15a to 15c, instead, the gate insulating layer 10 is disposed on the upper surface of the "first covering layer 13". Moreover, the source electrode 8 is not disposed on the upper surface of the gate insulating layer 10, instead, the source electrode 8 is disposed on the upper surface of the lower barrier layer 15a. In response, fig. 9 of Xie clearly teaches what Applicant says it does not. See fig. 9 below. PNG media_image1.png 756 688 media_image1.png Greyscale Applicant states (second paragraph, page 8, remarks) that 15a and 15c are not conductive layers because the material that makes up layers 15a and 15c, titanium, does not have conductivity as high as copper. In response, 15a and 15c must be conductive for the device to work because they are parts of an electrode (8) to conduct electricity to turn the transistor on/off. Furthermore, it is well known that titanium is a conductor although its conductivity is not as high as copper. Applicant states (first paragraph, page 9, remarks) that Wang does not teach the layering structure claimed. In response, the primary reference, Xie, teaches the claimed relative positions of the layers. Wang teaches to modify the material of Xie’s layer to reduce stress. Thus, Xie in view of Wang teaches the claimed features. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to FEIFEI YEUNG LOPEZ whose telephone number is (571)270-1882. The examiner can normally be reached M-F: 8am to 4pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dale Page can be reached at 571 270 7877. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /FEIFEI YEUNG LOPEZ/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Aug 28, 2023
Application Filed
Nov 06, 2025
Non-Final Rejection mailed — §103
Jan 13, 2026
Response Filed
Mar 24, 2026
Final Rejection mailed — §103
Jun 23, 2026
Request for Continued Examination
Jun 25, 2026
Response after Non-Final Action
Aug 18, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12733299
DISPLAY DEVICE AND LIGHT EMITTING DIODE CHIP
3y 1m to grant Granted Sep 08, 2026
Patent 12713908
SEMICONDUCTOR DEVICE
2y 7m to grant Granted Aug 18, 2026
Patent 12707907
CONTROL AND LOCALIZATION OF POROSITY IN III-NITRIDES AND METHODS OF USING AND MAKING THEREOF
4y 0m to grant Granted Aug 11, 2026
Patent 12707679
SHIFTED-CHANNEL STACKED FETS
2y 7m to grant Granted Aug 11, 2026
Patent 12701852
DISPLAY DEVICE AND TILED DISPLAY DEVICE
3y 6m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
81%
Grant Probability
79%
With Interview (-2.7%)
2y 5m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1088 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month