Prosecution Insights
Last updated: July 17, 2026
Application No. 18/281,797

Capacitor System with Improved Connections, and Production Method

Non-Final OA §103
Filed
Sep 13, 2023
Priority
Mar 16, 2021 — DE 10 2021 106 414.7 +1 more
Examiner
THOMAS, ERIC W
Art Unit
2847
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Bayerische Motoren Werke Aktiengesellschaft
OA Round
3 (Non-Final)
82%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
80%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
1042 granted / 1264 resolved
+14.4% vs TC avg
Minimal -2% lift
Without
With
+-2.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
38 currently pending
Career history
1293
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
76.7%
+36.7% vs TC avg
§102
9.4%
-30.6% vs TC avg
§112
4.8%
-35.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1264 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 6/8/2026 has been entered. Response to Arguments Matsumoto et al. disclose connectors (12a, 12b) for use in an electric device comprising capacitors, wherein the connectors (12a, 12b) are spaced by an insulation layer (14) having a thickness of below 1 mm (0.1 mm -[0035]). Matsumoto et al. fail to disclose the insulation layer (14) that has a thickness lower than 0.1 mm (amended claim 1). Applicant’s arguments with respect to claim(s) 16-21, and 23-29 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claim(s) 16-21, 22-25, 27, and 29 is/are rejected under 35 U.S.C. 103 as being unpatentable over Gomez et al. (DE 202018106621) in view of Yuasa (JP 2017-127152 A). PNG media_image1.png 366 390 media_image1.png Greyscale PNG media_image2.png 352 656 media_image2.png Greyscale Regarding claim 16, Gomez et al. disclose in fig. 21-23, a capacitor system for an electric power supply [0002], the capacitor system comprising: a first capacitor row (13) having first capacitors (13) with a connector for a first pole (-) and a connector for a second pole (+); a second capacitor row (6) having second capacitors (6) with a connector for a first pole (-) and a connector for a second pole (+), wherein the first poles (+) are identically denominated poles (+), and the second poles (-) are identically denominated poles (-), and the first poles (+) and the second poles (-) are non-homopolar; wherein the first capacitor row (13) is disposed so as to be offset (fig. 23) from the second capacitor row (6), and wherein two non-homopolar connectors (7, 8), including a first connector of one of the first capacitors (13) having the first pole (-) and a second connector of one of the second capacitors (6) having the second pole (+) are connected to the capacitors on one side of the capacitor system (fig. 21) and lead out of the capacitor system at a substantially consistent mutual spacing (via insulator – 12) , in parallel and/or twisted. Gomez et al. disclose the claimed invention except for the two non-homopolar connectors, in a region in which the two non-homopolar connectors run at a same mutual spacing, are spaced apart by less than 0.1 mm. Yuasa discloses connectors (12a, 12b) for use in an electric device, wherein the connectors (12a, 12b) are spaced by an insulation layer (14b) having a thickness of less than 0.1 mm (Translation P: 3, P: 3). It would have been obvious to a person of ordinary skill in the connector art to separate the homopolar connectors of Gomez et al. by a distance of less than 0.1 mm, since such a modification would form a device having thin electrical connections. Regarding claim 17, Gomez et al. disclose two non-homopolar connectors (7, 8) are led at the substantially consistent mutual spacing over one portion of one of the second capacitors (6, see fig. 21-23). Regarding claim 18, Gomez et al. disclose the two non- homopolar connectors (7,8) have a smooth profile (fig. 21) in a region in which the two non-homopolar connectors (7, 8) are led at a same spacing (fig. 21). Regarding claim 19, Gomez et al. disclose the first capacitors (13) and the second capacitors (6) are disposed so as to be laterally offset from one another (fig. 23). Regarding claim 20, Gomez et al. disclose the substantially consistent mutual spacing of the two non-homopolar connectors (7, 8) is defined by the offset of the first capacitors (13) and the second capacitors (6), according to one of the following parameters: a thickness of the two non-homopolar connectors and/or a thickness of an insulating layer (12); an external electrical functional group to be connected (see fig. 21-23). Regarding claim 21, Gomez et al. disclose the connectors for the first (-) and second (+) poles of each of the first (13) and second (6) capacitors are disposed at different locations. Regarding claim 23, Gomez et al. disclose the two non- homopolar connectors (7, 8) that run next to one another are at least in part mutually separated by an insulation (12). Regarding claim 24, Gomez et al. disclose the capacitor system is specified as an intermediate circuit capacitor; and a connector of the first capacitor (13) and a respective non-homopolar connector (14, 15) of the second capacitor (6) are specified to couple the capacitor system on a consumer side (7, 8 connected to supply side - [0062]). Regarding claim 25, Gomez et al. disclose the capacitor system is specified as an intermediate circuit capacitor, and wherein the first connector of one of the first capacitor (13) and the second connector of the one of the second capacitors (6) are specified to couple the capacitor system on a supply side [0062]. Regarding claim 27, Gomez et al. disclose in the first and second poles (+, -) of the first (13) and second (6) capacitors, are disposed so as to be mutually rotated. Regarding claim 29, Gomez et al. disclose a method for producing a capacitor system (abstract), the method comprising: disposing at least two capacitor rows (6, 13) offset next to one another (fig. 21-23) and including a first capacitor row (13) having first capacitors (13), each of which has a connector for a first pole (-) and a connector for a second pole (+), and a second capacitor row (6) having second capacitors (6), each of which has a connector for a first pole (+) and a connector for a second pole (-); wherein the first poles are identically denominated poles (-), and the second poles are identically denominated poles (+), and the first poles and the second poles are non-homopolar, leading out two non-homopolar connectors (8, 7), including a first connector of one of the first capacitors having the first pole (-) and a second connector of one of the second capacitors having the second pole (+) on one side of the capacitor system and at a substantially consistent spacing, in parallel (fig. 21-22). Gomez et al. disclose the claimed invention except for the two non-homopolar connectors, in a region in which the two non-homopolar connectors run at a same mutual spacing, are spaced apart by less than 0.1 mm. Yuasa discloses connectors (12a, 12b) for use in an electric device, wherein the connectors (12a, 12b) are spaced by an insulation layer (14b) having a thickness of less than 0.1 mm (Translation P: 3, P: 3). It would have been obvious to a person of ordinary skill in the connector art to separate the homopolar connectors of Gomez et al. by a distance of less than 0.1 mm, since such a modification would form a device having thin connections. Claim(s) 26 and 28 is/are rejected under 35 U.S.C. 103 as being unpatentable over Gomez et al. (DE 202018106621) and Yuasa (JP 2017-127152 A) as applied to claim 16 above, in further view of Saito et al. (EP 1583115) Regarding claim 26, Gomez et al. disclose the two non-homopolar connectors run at a same mutual spacing leads. Gomez et al. disclose the claimed invention except for the capacitor system comprises a housing, at least one of two non-homopolar connectors leads out of the capacitor system between the first and second capacitors are coupled by way of the housing. Saito et al. disclose capacitor system (Fig. 7A) that comprises a housing (5, 8) that encapsulates capacitor elements (1) and connectors (3a, 3a), wherein connectors are lead out of the capacitor system between the first and second capacitors and the housing of the capacitor system. It would have been obvious to a person of ordinary skill in the art before the effective filing date of the invention to form the capacitor system of Gomez et al. so that the system comprises a housing and at least one of two non-homopolar connectors that run at a same mutual spacing leads out between a capacitor and a housing of the capacitor system, since such a modification would form a capacitor system where the capacitors are protected. Regarding claim 28, Gomez et al. disclose the claimed invention except for the capacitor system comprises a housing, wherein two poles of the first poles or two of the second poles of identical denomination of two of the first capacitors or two of the second capacitors are coupled by way of the housing. Saito et al. disclose a capacitor system that comprises a housing (5, 8) that encapsulates capacitor elements (1) and connectors (3a, 3a), wherein all connectors (3a, 3a) are coupled together by way of the housing (8). It would have been obvious to a person of ordinary skill in the art before the effective filing date of the invention to encapsulate the capacitor and connectors of the capacitor system of Gomez et al., since such a modification would form a capacitor system where the capacitors are protected. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERIC THOMAS whose telephone number is (571)272-1985. The examiner can normally be reached Monday-Friday, 6:00 AM-2:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Timothy Dole can be reached at (571)272-2229. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ERIC W THOMAS/Primary Examiner, Art Unit 2847 ERIC THOMAS Primary Examiner Art Unit 2847
Read full office action

Prosecution Timeline

Sep 13, 2023
Application Filed
Aug 28, 2025
Non-Final Rejection mailed — §103
Nov 14, 2025
Response Filed
Mar 06, 2026
Final Rejection mailed — §103
May 19, 2026
Response after Non-Final Action
Jun 08, 2026
Request for Continued Examination
Jun 10, 2026
Response after Non-Final Action
Jun 22, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12683087
ELECTROLYTIC CAPACITOR HAVING A HIGH CAPACITANCE AND A LOW EQUIVALENT SERIRES RESISTANCE AND METHOD FOR PRODUCING THE SAME
2y 6m to grant Granted Jul 14, 2026
Patent 12683089
ELECTROLYTIC CAPACITOR-USE ELECTRODE FOIL, ELECTROLYTIC CAPACITOR, AND ELECTROLYTIC CAPACITOR MANUFACTURING METHOD
2y 1m to grant Granted Jul 14, 2026
Patent 12683078
MULTILAYER ELECTRONIC COMPONENT
2y 1m to grant Granted Jul 14, 2026
Patent 12676266
Packaging of Roll-type Electrolytic Capacitor Elements
2y 5m to grant Granted Jul 07, 2026
Patent 12658379
Interconnect Strip for an Ultracapacitor Module
7y 11m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
82%
Grant Probability
80%
With Interview (-2.1%)
2y 3m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1264 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month