Office Action Predictor
Last updated: April 15, 2026
Application No. 18/298,139

Radio-frequency Mixer having Transformer with Passive Termination

Final Rejection §102
Filed
Apr 10, 2023
Examiner
SKIBINSKI, TOMI SWEET
Art Unit
2842
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Apple INC.
OA Round
2 (Final)
84%
Grant Probability
Favorable
3-4
OA Rounds
1y 9m
To Grant
93%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allow Rate
727 granted / 870 resolved
+15.6% vs TC avg
Moderate +10% lift
Without
With
+9.8%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 9m
Avg Prosecution
17 currently pending
Career history
887
Total Applications
across all art units

Statute-Specific Performance

§101
1.1%
-38.9% vs TC avg
§103
48.8%
+8.8% vs TC avg
§102
32.9%
-7.1% vs TC avg
§112
14.8%
-25.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 870 resolved cases

Office Action

§102
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-4, 8, 17, 19, and 20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Akizuki et al (US PGPUB 2015/0137869). Regarding claim 1, Figure 14 of Akizuki discloses mixer circuitry comprising: a first mixer transistor configured to receive an oscillating signal [M3] a transformer having a primary coil and a secondary coil, the secondary coil being coupled to the first mixer transistor [DR1] an inductor directly coupled to a center tap of the secondary coil in the transformer [L1p] Regarding claim 2, Figure 14 of Akizuki discloses a second mixer transistor configured to receive the oscillating signal, the secondary coil having a first terminal that is coupled to source terminals of the first and second mixer transistors [M4]. Regarding claim 3, Figure 14 of Akizuki discloses a third mixer transistor configured to receive the oscillating signal; and a fourth mixer transistor configured to receive the oscillating signal, the secondary coil having a second terminal that is coupled to source terminals of the third and fourth mixer transistors [M5 and M6]. Regarding claim 4, Figure 14 of Akizuki discloses wherein: the first mixer transistor has a drain terminal coupled to a first output terminal of the mixer circuitry; the second mixer transistor has a drain terminal coupled to a second output terminal of the mixer circuitry; the third mixer transistor has a drain terminal coupled to the second output terminal of the mixer circuitry; and the fourth mixer transistor has a drain terminal coupled to the first output terminal of the mixer circuitry [M3-6]. Regarding claim 8, Figure 14 of Akizuki discloses wherein inductor has a first terminal directly coupled to the center tap of the secondary coil and a second terminal coupled to a power supply line [L1p]. Regarding claim 17, Figure 14 of Akizuki discloses circuitry comprising: an input port [RFIN] an output stage configured to receive an oscillating signal [1g] a transformer having a primary winding coupled to the input port and having a secondary winding coupled to the output stage [DR1] a harmonic rejection circuit coupled to a center tap of the secondary winding [L1p] Regarding claim 19, Figure 14 of Akizuki discloses wherein the output stage comprises: a first pair of mixing transistors coupled to a first terminal of the secondary winding; and a second pair of mixer transistors coupled to a second terminal of the secondary winding [M3-6]. Regarding claim 20, Figure 14 of Akizuki discloses wherein the harmonic rejection circuit comprises one or more passive components [L1p]. Allowable Subject Matter Claims 5-7, 10, 11, and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 12-15 are allowed. Response to Arguments Applicant’s arguments with respect to claim(s) 1-20 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tomi S Skibinski whose telephone number is (571)270-7581. The examiner can normally be reached Mon. - Fri. 10am - 8pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lincoln Donovan can be reached at (571)272-1988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TOMI SKIBINSKI/Primary Examiner, Art Unit 2842
Read full office action

Prosecution Timeline

Apr 10, 2023
Application Filed
Aug 13, 2025
Non-Final Rejection — §102
Oct 30, 2025
Response Filed
Oct 30, 2025
Applicant Interview (Telephonic)
Oct 30, 2025
Examiner Interview Summary
Feb 06, 2026
Final Rejection — §102
Mar 16, 2026
Applicant Interview (Telephonic)
Mar 16, 2026
Examiner Interview Summary
Mar 17, 2026
Request for Continued Examination
Mar 31, 2026
Response after Non-Final Action

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12597547
SUPERPARAMAGNETIC TUNNEL JUNCTION ELEMENT AND COMPUTING SYSTEM
2y 5m to grant Granted Apr 07, 2026
Patent 12597911
SUPERCONDUCTING DATA INPUT SYSTEM
2y 5m to grant Granted Apr 07, 2026
Patent 12597857
Adaptive Charge Pump Voltage Supply Frequency Switch
2y 5m to grant Granted Apr 07, 2026
Patent 12592680
COUPLER DEVICE IN PHASED ARRAY SYSTEM
2y 5m to grant Granted Mar 31, 2026
Patent 12591004
MONITORING CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND VEHICLE
2y 5m to grant Granted Mar 31, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
84%
Grant Probability
93%
With Interview (+9.8%)
1y 9m
Median Time to Grant
Moderate
PTA Risk
Based on 870 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month