Prosecution Insights
Last updated: April 19, 2026
Application No. 18/308,100

EXCESSIVE CURRENT PROTECTION FOR BOOTSTRAP CAPACITOR CHARGING

Non-Final OA §102§112
Filed
Apr 27, 2023
Examiner
CRAWFORD, JASON
Art Unit
2844
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Texas Instruments Incorporated
OA Round
3 (Non-Final)
85%
Grant Probability
Favorable
3-4
OA Rounds
2y 0m
To Grant
94%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allow Rate
907 granted / 1069 resolved
+16.8% vs TC avg
Moderate +9% lift
Without
With
+8.9%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
29 currently pending
Career history
1098
Total Applications
across all art units

Statute-Specific Performance

§101
1.0%
-39.0% vs TC avg
§103
38.4%
-1.6% vs TC avg
§102
45.7%
+5.7% vs TC avg
§112
4.3%
-35.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1069 resolved cases

Office Action

§102 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Miscellaneous The Applicant has cancelled claims 8-20 and added new claims 34-35; therefore, only claims 1-7 and 21-35 remain for this Office Action. Drawings The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the current limiting circuit having an input coupled to the bootstrap capacitor terminal and an output coupled to a control terminal of the transistor must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-7 and 34-35 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. In regards to claim 1, the newly amended subject matter calls for “a current limiting circuit having an input coupled to the bootstrap capacitor terminal and an output coupled to a control terminal, and an output coupled to a control terminal of the transistor; however, such subject matter is not readily apparent anywhere in the Applicant’s disclosure, including the Specification, Drawings or the originally filed Claims. In particular, there is no obvious element that has an input coupled to the bootstrap capacitor terminal and an output coupled to a control terminal of the transistor rendering the claim indefinite. Claims 2-7 and 34-35 are also rejected as being dependent on claim 1. Furthermore, the Examiner has interpreted the claims as written for Examination Purposes Only in regards to the application of prior art rejection as seen below. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Wu (US 11,133,797). In regards to claim 1, Wu discloses of an integrated circuit including: a bootstrap capacitor terminal (VB, 105), a supply voltage terminal (VDD, 107): a charging circuit coupled between the bootstrap capacitor terminal (VB, 105) and the voltage supply terminal (VDD, 107), the charging circuit including a transistor (133 in Fig 1, 230 in Fig 2) configurable to conduct a current from the supply voltage terminal (VDD, 107) to the bootstrap capacitor terminal (VB, 105, see Figs 1-2); and a current limiting circuit (150, 250) having an input coupled to the bootstrap capacitor terminal (VB, 105) and an output coupled to a control terminal (see connection to 136, 236 in Figs 1-2), and an output coupled to a control terminal of the transistor (133, 230 at 136, 236, see Figs 1-2, 4). Allowable Subject Matter Claims 21-33 are allowed. The following is an examiner’s statement of reasons for allowance: In regards to claim 21, the prior art does not disclose of a circuit comprising: an integrated circuit including: a bootstrap capacitor charging circuit including: a transistor having first and second terminals, the second terminal coupled to a bootstrap capacitor terminal; and a current mirror coupled to a supply voltage terminal and to the first terminal of the transistor; a high-side transistor coupled between an input voltage terminal and a switched terminal and having a control terminal; a low-side transistor coupled between the switched terminal and a ground terminal; a driver circuit having an output coupled to the control terminal of the high-side transistor, a first supply voltage input coupled to the bootstrap capacitor terminal, and a second voltage input coupled to the switched terminal, nor would it have been obvious to one of ordinary skill in the art to do so. Claims 22-28 are also allowed as being dependent on claim 21. In regards to claim 29, the prior art does not disclose of a system comprising: a converter circuit including: a high-side transistor coupled between an input voltage terminal and a switched terminal and having a control terminal; a low-side transistor coupled between the switched terminal and a ground terminal; a bootstrap capacitor charging circuit including: a first transistor having first and second terminals, the second terminal coupled to a bootstrap capacitor terminal; a second transistor having first and second terminals and a control terminal, the first terminal of the second transistor coupled to a supply voltage terminal, the second terminal of the second transistor coupled to the first terminal of the first transistor; and a third transistor having first and second terminals and a control terminal, the first terminal of the third transistor coupled to the supply voltage terminal, the control and second terminals of the third transistor coupled to the control terminal of the second transistor; and a capacitor coupled between the bootstrap capacitor terminal and the switched terminal, nor would it have been obvious to one of ordinary skill in the art to do so. Claims 30-33 are also allowed as being dependent on claim 29. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason M Crawford whose telephone number is (571)272-6004. The examiner can normally be reached Mon-Fri 6:00am-3:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander Taningco can be reached at 571-272-8048. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JASON M CRAWFORD/Primary Examiner, Art Unit 2844
Read full office action

Prosecution Timeline

Apr 27, 2023
Application Filed
May 09, 2025
Non-Final Rejection — §102, §112
Aug 14, 2025
Response Filed
Sep 22, 2025
Final Rejection — §102, §112
Jan 26, 2026
Request for Continued Examination
Feb 03, 2026
Response after Non-Final Action
Mar 23, 2026
Non-Final Rejection — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12603436
Electronic Devices with Lower Antenna Switching
2y 5m to grant Granted Apr 14, 2026
Patent 12603034
CMOS CIRCUIT
2y 5m to grant Granted Apr 14, 2026
Patent 12603439
WAVEGUIDES AND WAVEGUIDE SENSORS WITH SIGNAL-IMPROVING GROOVES AND/OR SLOTS
2y 5m to grant Granted Apr 14, 2026
Patent 12604380
Method and Apparatus for Calculating Duty Cycle of Lighting, Terminal, and Storage Medium
2y 5m to grant Granted Apr 14, 2026
Patent 12586625
STATEFUL LOGIC-IN-MEMORY USING SILICON DIODES
2y 5m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
85%
Grant Probability
94%
With Interview (+8.9%)
2y 0m
Median Time to Grant
High
PTA Risk
Based on 1069 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month