Prosecution Insights
Last updated: May 29, 2026
Application No. 18/329,402

DISPLAY PANEL AND DISPLAY DEVICE

Non-Final OA §102
Filed
Jun 05, 2023
Priority
Mar 30, 2023 — CN 202310328055.4
Examiner
YASMEEN, NISHATH
Art Unit
2811
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Tianma Advanced Display Technology Institute (Xiamen) Co., Ltd.
OA Round
1 (Non-Final)
77%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
86%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allowance Rate
362 granted / 471 resolved
+8.9% vs TC avg
Moderate +10% lift
Without
With
+9.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
17 currently pending
Career history
488
Total Applications
across all art units

Statute-Specific Performance

§103
89.5%
+49.5% vs TC avg
§102
7.4%
-32.6% vs TC avg
§112
2.5%
-37.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 471 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Information Disclosure Statement The information disclosure statements (IDS) submitted on 6/5/2023, 6/6/2025 are being considered by the examiner. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-4, 25-26 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Liao et al (US 2021/0225817 A1 hereinafter Liao). Regarding Claim 1, Liao discloses in Fig 1-7B: A display panel comprising a plurality of sub-pixels, wherein the plurality of sub-pixels comprises at least one first color sub-pixel (S11, S21), wherein one of the at least one first color sub-pixel comprises M first wirings (See mark-up below) connected in parallel, wherein the M first wirings comprise at least one first sub-wiring (See mark-up below), wherein each of the at least one first sub-wiring comprises N light-emitting diodes (LEDs) connected in series (R1, R2), where M and N are positive integers, M≥2, and N≥2 [abstract, 0053-0054]. PNG media_image1.png 338 464 media_image1.png Greyscale Regarding Claim 2, Liao discloses in Fig 1-7B: The display panel according to claim 1, wherein the M first wirings further comprise at least one second sub-wiring (third wiring from left in mark-up above), wherein one of the at least one second sub-wiring comprises only one LED (B1). Regarding Claim 3, Liao discloses in Fig 1-7B: The display panel according to claim 1, wherein LEDs (120a) in at least two first wirings of the M first wirings are all flip-chip type LEDs, and at least one of the at least two first wirings is one of the at least one first sub-wiring (See Fig 1B and mark-up for claim 1). Regarding Claim 4, Liao discloses in Fig 1-7B: The display panel according to claim 1, wherein one of the at least one first color sub-pixel comprises at least one vertical type LED (Fig 2); and the display panel further comprises: a connection line directly connected to the at least one vertical type LED; and a substrate, wherein the connection line is located on a side of one of the at least one vertical type LED away from the substrate and is made of a transparent material. Regarding Claim 25, Liao discloses in Fig 1-7B: The display panel according to claim 1, wherein at least one first color sub-pixel (S51) comprises a plurality of first color sub-pixel (R1, R2), a display region of the display panel comprises a first display region and a second display region, at least one of the plurality of first color sub-pixels is located in the first display region, at least another one of the plurality of first color sub-pixels is located in the second display region, a first number of first wirings in one first color sub-pixel of the at least one of the plurality of first color sub-pixels is different from a second number of first wirings in one first color sub-pixel of the at least another one of the plurality of first color sub-pixels (See Fig 7A). Regarding Claim 26, Liao discloses in Fig 1-7B: A display device comprising a display panel, wherein the display device comprises a plurality of sub-pixels, wherein the plurality of sub-pixels comprises at least one first color sub-pixel (S11, S21), wherein one of the at least one first color sub-pixel comprises M first wirings (See mark-up below) connected in parallel, wherein the M first wirings comprise at least one first sub-wiring (See mark-up below), wherein each of the at least one first sub-wiring comprises N light-emitting diodes (LEDs) connected in series (R1, R2), where M and N are positive integers, M≥2, and N≥2 [abstract, 0053-0054]. Allowable Subject Matter Claims 5-24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: With respect to claim 5 (24), the primary reason for indication of allowable subject matter is that the prior art of record either singularly or in combination fails to teach or suggest the limitation “wherein each of the plurality of sub-pixels comprises a first electrode and a second electrode, wherein one of the first electrode and the second electrode is connected to a positive power supply voltage, and the other one of the first electrode and the second electrode is connected to a negative power supply voltage; the first electrodes of the plurality of sub-pixels are electrically connected to each other; and the second electrodes of the plurality of sub-pixels are independent from each other” as recited in claim 5 (24) in combination with the remaining features. Dependent claims 6-23 are indicated as allowable based on virtue of their dependencies The most relevant prior art references, Liao et al US 2021/0225817 A1 in Figs 1-7B, substantially teach the limitations of the claim 5, with the exception of the limitations described in the preceding paragraph. References do not disclose that the second electrodes are independent from each other. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to NISHATH YASMEEN whose telephone number is (571)270-7564. The examiner can normally be reached Mon-Fri 9AM-6PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lynne Gurley can be reached at 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /NISHATH YASMEEN/Primary Examiner, Art Unit 2811
Read full office action

Prosecution Timeline

Jun 05, 2023
Application Filed
May 07, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12635281
IMAGING ELEMENT AND IMAGING DEVICE
2y 9m to grant Granted May 19, 2026
Patent 12628680
IN-MOLD ELECTRONICS DEVICE
2y 9m to grant Granted May 12, 2026
Patent 12610751
LATERAL PHASE CHANGE MEMORY CELL
4y 0m to grant Granted Apr 21, 2026
Patent 12604753
METAL CLIP APPLIED TO POWER MODULE
3y 4m to grant Granted Apr 14, 2026
Patent 12599010
MICROELECTRONIC PACKAGES WITH EMBEDDED INTERPOSERS
4y 6m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
77%
Grant Probability
86%
With Interview (+9.5%)
2y 6m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 471 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month