Prosecution Insights
Last updated: May 29, 2026
Application No. 18/371,822

DISPLAY DEVICE

Non-Final OA §102
Filed
Sep 22, 2023
Priority
Oct 24, 2022 — RE 10-2022-0137317
Examiner
KUSUMAKAR, KAREN M
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
831 granted / 955 resolved
+19.0% vs TC avg
Moderate +10% lift
Without
With
+9.9%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
18 currently pending
Career history
974
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
55.0%
+15.0% vs TC avg
§102
40.9%
+0.9% vs TC avg
§112
1.1%
-38.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 955 resolved cases

Office Action

§102
DETAILED ACTION Information Disclosure Statement The information disclosure statement (IDS) submitted on 9/22/23 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Election/Restrictions In response to the restriction requirement dated 12/16/25, the Applicant has elected species A (fig. 3) without traverse, and has indicated that claims1-3, 5, 11-14, and 16 pertain to species A. However, claims 5 and 16 do NOT pertain to species A (fig. 3). Claims 5 and 16 cite a the “high refractive index pattern between the micro-LED and the upper refractive layer”. According to paragraph [0117] - [0119] of the specification, the high refractive index pattern is numeral 487, which is NOT in fig. 3, and it is different and separate from the planarization film (which contains the groove pattern) and the upper reflective layer. Therefore, only claims 1-3 and 11-14 read on the elected species and are hereby considered. The remaining claims are withdrawn from consideration. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-3 and 11-14 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Tezcan (US 2021/0202789). As to claim 1, Tezcan teaches a display device (fig. 34), comprising: a substrate (20) having a first surface (upper) and a second surface (lower) opposite to the first surface ([0165]); a micro-LED (10) on the first surface (upper) of the substrate (20), the micro-LED including a light- emitting area ([0211]); a reflective electrode (70) at least one side surface of the micro-LED ([0208]); and an upper reflective layer (50) facing and overlapping the light-emitting area of the micro- LED ([0198] – [0200]), wherein the upper reflective layer (50) is configured to reflect light emitted from the light- emitting area of the micro-LED (10) to be directed toward the second surface of the substrate ([0242] teaches the LED is bottom-emitting through layer 904 and [0165] teaches layer 26 is the same as 904). As to claims 2 and 3, Tezcan further teaches the upper reflective layer includes a plurality of protrusion patterns protruding toward the substrate (Fig. 34, [0190] “The horizontally extending portion of the second conductivity type semiconductor material layer 36… has a resulting roughened or faceted surface” and the metallic material that forms reflective electrode layer 50 is deposited over the layer 36 [0198]. Thus, the metallic material filling the roughened surface forms protrusions that have the same width and depth, and are arranged in one direction). As to claim 11, Tezcan teaches a display device (fig. 34), comprising: a substrate (22, [0165]); a protective layer (24) on the substrate (22, [0167]); a micro-LED (10) on the protective layer (24, [0211]); a contact-hole on at least one side surface of the micro-LED (see annotated figure below, [0208], “a reflector layer 70, which can be topologically homeomorphic to a ring.”); a reflective electrode (70) on an exposed surface of the contact-hole ([0208], the reflective electrode 70 defines the hole, thus it is the side surface); a bank (60) in the contact-hole, wherein the bank (60) has a bank hole defined therein exposing a light-emitting area of the micro-LED (see annotated figure below); a planarization film (36) on the light-emitting area of the micro-LED and the bank ([0204]); and an upper reflective layer (50) on the planarization film to vertically overlap the light-emitting area of the micro-LED (fig. 35, [0198] – [0200]). PNG media_image1.png 429 640 media_image1.png Greyscale As to claim 12, Tezcan further teaches the planarization film (36) further comprises a groove pattern including a plurality of recesses in an area corresponding to the bank hole, and wherein the upper reflective layer (50) includes protrusion patterns respectively filling the recesses of the groove pattern and protruding toward the substrate (see annotated figure above). As to claim 13, Tezcan further teaches the groove pattern has a structure in which the plurality of recesses having a same width and a same depth are consecutively arranged in one direction, and wherein the plurality of recesses are connected to each other, and wherein each of the recesses has an inclined side surface (fig. 35). As to claim 14, Tezcan further teaches the upper reflective layer (50) has a width larger than a width of the bank hole (see annotated figure above). Conclusion Any response to this Office Action should be faxed to (571) 273-8300 or mailed to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Hand-Delivered responses should be brought to: Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22313 Any inquiry concerning this communication or earlier communications from the examiner should be directed to KAREN M KUSUMAKAR whose telephone number is (571)270-3520. The examiner can normally be reached on Monday – Friday from 7:30a – 4:30p EST. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Fernando Toledo can be reached on 571-272-1867. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KAREN KUSUMAKAR/ Primary Examiner, Art Unit 2897 2/20/26
Read full office action

Prosecution Timeline

Sep 22, 2023
Application Filed
Feb 25, 2026
Non-Final Rejection mailed — §102
May 13, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12642084
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH AIR GAPS FOR LOW CAPACITANCE INTERCONNECTS
3y 2m to grant Granted May 26, 2026
Patent 12635512
SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
2y 12m to grant Granted May 19, 2026
Patent 12628529
WINDOW, DISPLAY DEVICE INCLUDING THE SAME AND METHOD FOR MANUFACTURING THE WINDOW
2y 6m to grant Granted May 12, 2026
Patent 12622258
SELF-ALIGNED STAGGERED INTEGRATED CIRCUIT INTERCONNECT FEATURES
3y 11m to grant Granted May 05, 2026
Patent 12622246
MANDREL-PULL-FIRST INTERCONNECT PATTERNING
3y 5m to grant Granted May 05, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
97%
With Interview (+9.9%)
1y 11m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 955 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month