Prosecution Insights
Last updated: July 17, 2026
Application No. 18/443,406

DISPLAY DEVICE USING SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME

Non-Final OA §102
Filed
Feb 16, 2024
Priority
May 17, 2023 — RE 10-2023-0063888
Examiner
MCCALL SHEPARD, SONYA D
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Electronics Inc.
OA Round
1 (Non-Final)
93%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 93% — above average
93%
Career Allowance Rate
1097 granted / 1181 resolved
+24.9% vs TC avg
Minimal +4% lift
Without
With
+3.8%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
42 currently pending
Career history
1205
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
73.5%
+33.5% vs TC avg
§102
16.8%
-23.2% vs TC avg
§112
6.4%
-33.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1181 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group I, Species B, claims 1-17 in the reply filed on 06/02/2026 is acknowledged. Specification The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant’s cooperation is requested in correcting any errors of which applicant may become aware in the specification. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-5, 9, 14-17 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Rhee et al. US 2017/0170151. PNG media_image1.png 308 489 media_image1.png Greyscale Rhee et al. US 2017/0170151 Regarding claim 1, Rhee et al. in Fig. 21 (annotated above) [0174]-[0186] disclose a display device 4000 using a semiconductor light emitting device 4050, the display device 4000 comprising: a wiring substrate 4010 [0174] with a first electrode 4020 [0174] disposed thereon; the light emitting device 4050 [0174] disposed on the wiring substrate 4010 [0174] to constitute a unit sub-pixel; a seating layer 4160 [0183] located between the wiring substrate 4010 and the light emitting device 4050, wherein the seating layer 4160 [0183] includes a first portion in contact with the light emitting device 4050 and a second portion located under the first portion and having an area size greater than an area size of the first portion; a first connection electrode 4156 [0180] electrically connecting the first electrode 4020 to one side of the light emitting device 4050 corresponding to a shape of the seating layer 4160; a planarization layer 4170 [0186] covering the light emitting device 4150 and the first connection electrode 4020; and a second connection electrode 4040 [0174] located on the planarization layer 4170 and electrically connected to the other side of the light emitting device 4050. Regarding claim 2, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 1, wherein the first portion and the second portion form a staircase shape. Regarding claim 3, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 1, wherein the area size of the first portion is equal to an area size of a bottom surface of the light emitting device. Regarding claim 4, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 1, wherein the seating layer 4160 further includes a third portion connecting the first portion and the second portion to each other with a gentle slope (e.g. corner surface of the layer 4160). Regarding claim 5, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 1, wherein the light emitting device 4000 is located on a center of the second portion. Regarding claim 9, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 1, wherein the first connection electrode 4156 is connected to the first electrode 4020 at an end of the second portion of the seating layer 4160. Regarding claim 14, Rhee et al. in Fig. 21 (annotated above) disclose a display device 4000 using a semiconductor light emitting device 4050, the display device 4000 comprising: a wiring substrate 4010 [0174] with a first electrode 4020 [0174] disposed thereon; the light emitting device 4050 [0174] disposed on the wiring substrate 4010; a seating layer 4160 [0183] located between the wiring substrate 4010 and the light emitting device 4050, supporting a first surface of the light emitting device 4050, and having an area size greater than an area size of the first surface; a first connection electrode 4156 [0180] electrically connecting the first electrode 4020 to one side of the light emitting device 4050; a planarization layer 4170 [0186] covering the light emitting device 4050 and the first connection electrode 4156; and a second connection electrode 4040 [0174] located on the planarization layer 4170 and electrically connected to the other side of the light emitting device 4050. Regarding claim 15, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 14, wherein the seating layer 4160 includes a first portion supporting the first surface and a second portion located under the first portion and having an area size greater than an area size of the first portion. Regarding claim 16, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 15, wherein the seating layer 4160 further includes a third portion connecting the first portion and the second portion to each other with a gentle slope (e.g. corner surface of the layer 4160). Regarding claim 17, Rhee et al. in Fig. 21 (annotated above) disclose the display device of claim 15, wherein the area size of the first portion is equal to an area size of a bottom surface of the light emitting device 4050. Allowable Subject Matter Claims 6, 7, 8 and 10-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 6, Rhee et al. do not anticipate nor render obvious the display device of claim 1, wherein the one side of the light emitting device connected with the first connection electrode is a side surface of a light emitting layer of the light emitting device. Claim 7 depends from claim 6. Regarding claim 8, Rhee et al. do not anticipate nor render obvious the display device of claim 1, wherein a passivation layer is located on an outer side of the light emitting device, and the first connection electrode is located beneath the passivation layer. Regarding claim 10, Rhee et al. do not anticipate nor render obvious the display device of claim 1, wherein the first connection electrode 4156 is connected to a lower electrode of the light emitting device. Regarding claims 11, 12 and 13, Rhee et al. do not anticipate nor render obvious the display device of claim 1, wherein the second connection electrode 4040 [0180]-[0183] includes a transparent electrode, further comprising a second electrode connected to the second connection electrode, wherein the seating layer includes a cured resin layer. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SONYA D MCCALL-SHEPARD whose telephone number is (571)272-9801. The examiner can normally be reached M-F: 8:30 AM-5:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Julio J. Maldonado can be reached at (571)272-1864. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Sonya McCall-Shepard/Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Feb 16, 2024
Application Filed
Jun 25, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685177
RF SWITCH DEVICE AND METHOD OF MANUFACTURING SAME
2y 8m to grant Granted Jul 14, 2026
Patent 12672273
IMPLANT FOR TRANSISTOR BITLINE CONTACT AND JUNCTION FORMATION
2y 6m to grant Granted Jun 30, 2026
Patent 12666950
METAL ROUTING THAT OVERLAPS NMOS AND PMOS REGIONS OF A TRANSISTOR
4y 2m to grant Granted Jun 23, 2026
Patent 12666694
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
2y 12m to grant Granted Jun 23, 2026
Patent 12666949
CIRCUIT CELLS HAVING POWER STUBS
2y 12m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
93%
Grant Probability
97%
With Interview (+3.8%)
2y 0m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1181 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month