Prosecution Insights
Last updated: October 25, 2026
Application No. 18/485,209

RESISTIVE RANDOM-ACCESS MEMORY (RRAM) DEVICES WITH ELECTRODES CONTAINING RUTHENIUM

Non-Final OA §103
Filed
Oct 11, 2023
Examiner
ARORA, AJAY
Art Unit
2892
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
TetraMem Inc.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
91%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
782 granted / 925 resolved
+16.5% vs TC avg
Moderate +7% lift
Without
With
+6.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
15 currently pending
Career history
938
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
59.4%
+19.4% vs TC avg
§102
23.4%
-16.6% vs TC avg
§112
15.1%
-24.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 925 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group I (claims 1-10) in the reply filed on 5/26/2026 is acknowledged. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claims 1-8 are rejected under 35 U.S.C. 103 as being unpatentable over Strutt (WO 2019005167 A1), hereinafter Strutt. A copy of Strutt reference is included with this office action. Regarding claim 1, Strutt (WO 2019005167 A1) teaches a resistive random-access memory (RRAM) device (200 of Figure 2, comprising: a first electrode (one of 222 and 216, see NOTE 1 below) comprising at least one of palladium, titanium nitride, or tantalum nitride (titanium nitride is disclosed – see NOTE 1); a second electrode (the other one of 222 and 216, see NOTE 1 below) comprising ruthenium (ruthenium is disclosed – see NOTE 1); and a switching oxide layer (218, see page 7, lines 33-35 and page 8, line 1) fabricated between (best seen in Figure 2) the first electrode and the second electrode (i.e. between 222 and 216), wherein the switching oxide layer comprises at least one transition metal oxide ("switching layer 218" may be "a combination of two or more layers of oxide such as but not limited to aluminum oxide, hafnium oxide, tantalum oxide, zirconium oxide, titanium oxide and tungsten oxide" - see page 7, lines 33-35 and page 8, line 1). Strutt discloses discloses a range of materials for first electrode and second electrode rather than the exact claimed material in claim 1. However, given that the list and combinations of materials is limited, and further Strutt outlines reasons for varying composition by disclosing “the composition and thickness of the top electrode 222 are tuned to meet specific device attributes such as series resistance, programming voltage and current” (page 8, lines 27-29). It would have been obvious to one of ordinary skills in the art at the time of the effective filing of the claimed invention to modify Strutt to opt the specific materials recited for first electrode and second electrode from the limited list of materials outlined above. The ordinary artisan would have been motivated to modify Strutt for at least the purpose of meeting specific device attributes such as series resistance, programming voltage and current” (page 8, lines 27-29 of Strutt). NOTE 1: Page 8, lines 31-32 describes "top electrode 222” includes “a material such as, but not limited to, titanium nitride, tantalum nitride, tungsten and ruthenium”. Also, Page 8, lines 7-10 discloses “the second conductive layer 216” may include “tungsten, ruthenium or titanium nitride”. Regarding claim 2, Strutt teaches the RRAM device of claim 1, wherein the transition metal oxide comprises at least one of HfOx or TaOy, wherein x≤2.0, and wherein y≤2.5 ((page 7, lines 33-35 and page 8, line 1 discloses"switching layer 218" may be "a combination of two or more layers of oxide” such as “hafnium oxide”, which is HfO2 and “tantalum oxide”, which is Ta2O5) Regarding claims 3-4, Strutt teaches the RRAM device of claim 2, wherein the switching oxide layer further comprises a dopant oxide that is more chemically stable than the at least one transition metal oxide (as recited in claim 3), wherein (as recited in claim 4) the dopant oxide comprises at least one of Al2O3, SiO2, ZrO2, Sc2O3, or Y2O3 (Page 7, lines 33-35 and page 8, line 1 discloses "switching layer 218" may be "a combination of two or more layers of oxide” which may include “aluminum oxide”, which maps to the recited dopant oxide is Al2O3, ). Regarding claim 5, Strutt teaches the RRAM device of claim 1, wherein the second electrode (222) further comprises a layer of at least one of a CMOS-compatible metal or a CMOS-compatible nitride, wherein the CMOS-compatible metal comprises at least one of tungsten, titanium, aluminum, or copper, and wherein the CMOS-compatible nitride comprises at least one of silicon nitride, aluminum nitride, tantalum nitride, or titanium nitride (at least “tantalum nitride” is taught for 222 – see NOTE 1 above). Regarding claims 6-7, Strutt teaches the RRAM device of claim 1, further comprising an interface layer (220) positioned between the switching oxide layer (218) and the second electrode (222), wherein the second electrode (222) comprising ruthenium is fabricated on (best seen in Figure 2) the interface layer (220). Regarding claim 8, Strutt teaches the RRAM device of claim 1, further comprising a first interface layer (220) positioned between the first electrode (222) and the switching oxide layer (218). Allowable Subject Matter Claims 9-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Claims 9 is allowable because the prior art of record does not teach or suggest, singularly or in combination, at least the limitations of that require “further comprising a second interface layer positioned between the second electrode and the switching oxide layer”. Claims 10 is allowable because the prior art of record does not teach or suggest, singularly or in combination, at least the limitations of that require “a conductive channel comprising ruthenium is formed in the switching oxide layer in response to an application of a programming voltage to the RRAM device”. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to AJAY ARORA whose telephone number is (571)272-8347. The examiner can normally be reached 9 AM - 5 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Drew Richards can be reached at 5712721736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /AJAY ARORA/Primary Examiner, Art Unit 2892
Read full office action

Prosecution Timeline

Oct 11, 2023
Application Filed
Oct 05, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772888
Component Carrier With Mounting Region for Mounting a Component
3y 2m to grant Granted Oct 20, 2026
Patent 12757692
SEMICONDUCTOR DEVICE WITH CATALYTIC CONDUCTIVE LAYER AND METHOD FOR FABRICATING THE SAME
2y 9m to grant Granted Oct 06, 2026
Patent 12757693
SEMICONDUCTOR DEVICE WITH CATALYTIC CONDUCTIVE LAYER AND METHOD FOR FABRICATING THE SAME
2y 8m to grant Granted Oct 06, 2026
Patent 12751216
QUANTUM DOT STRUCTURES
3y 0m to grant Granted Sep 29, 2026
Patent 12745622
Die-to-Die Power Delivery
3y 11m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
91%
With Interview (+6.8%)
2y 7m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 925 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month