Prosecution Insights
Last updated: April 19, 2026
Application No. 18/502,966

SOLDER PREFORMS WITH EMBEDDED BEADS TO ACT AS STANDOFFS

Non-Final OA §102§103
Filed
Nov 06, 2023
Examiner
WHALEN, DANIEL B
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
DELL PRODUCTS, L.P.
OA Round
1 (Non-Final)
80%
Grant Probability
Favorable
1-2
OA Rounds
2y 6m
To Grant
96%
With Interview

Examiner Intelligence

Grants 80% — above average
80%
Career Allow Rate
793 granted / 993 resolved
+11.9% vs TC avg
Strong +16% interview lift
Without
With
+16.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
53 currently pending
Career history
1046
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
43.4%
+3.4% vs TC avg
§102
32.3%
-7.7% vs TC avg
§112
17.3%
-22.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 993 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-3, 6-10, 13-17, and 20-21 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Isaacs et al. (US 2023/0067845 A1; hereinafter “Isaacs”). Regarding claim 1, Isaacs teaches an information handling resource comprising: a circuit board (a printed circuit board PCB 110/200) comprising an electrically-conductive pad (mounting pads 204/408/508) (Figs. 1-6 and paragraphs 21-31); a circuit package (a quad flat no-lead QFN 130) comprising an electrically-conductive pin (mounting pads of 130) (Figs. 1-6 and paragraphs 21-31); and reflowed solder (a solder paste after a soldering/reflowing process) electrically coupling the electrically-conductive pad to the electrically-conductive pin, the reflowed solder having embedded therein at least one bead (standoff particles 302/402/502/602) configured to provide mechanical standoff between the pad and the pin (Figs. 3-6 and 8 and paragraphs 17-31 and 34). Regarding claim 2, Isaacs teaches wherein the at least one bead has a melting temperature higher than that of the reflowed solder (paragraph 25). Regarding claim 3, Isaacs teaches wherein the at least one bead is made of copper (paragraph 25). Regarding claim 6, Isaacs teaches wherein the at least one bead is spherical in shape (paragraph 25). Regarding claim 7, Isaacs teaches wherein the circuit package is a bottom-terminated component (paragraphs 19-21). Regarding claim 8, Isaacs teaches an information handling system comprising: a processor (a processor 115) (Fig. 1 and paragraph 21); and an information handling resource comprising: a circuit board (a printed circuit board PCB 110/200) comprising an electrically-conductive pad (mounting pads 204/408/508) (Figs. 1-6 and paragraphs 21-31); a circuit package (a quad flat no-lead QFN 130) comprising an electrically-conductive pin (mounting pads of 130) (Figs. 1-6 and paragraphs 21-31); and reflowed solder (a solder paste after a soldering/reflowing process) electrically coupling the electrically-conductive pad to the electrically-conductive pin, the reflowed solder having embedded therein at least one bead (standoff particles 302/402/502/602) configured to provide mechanical standoff between the pad and the pin (Figs. 3-6 and 8 and paragraphs 17-31 and 34). Regarding claim 9, Isaacs teaches wherein the at least one bead has a melting temperature higher than that of the reflowed solder (paragraph 25). Regarding claim 10, Isaacs teaches wherein the at least one bead is made of copper (paragraph 25). Regarding claim 13, Isaacs teaches wherein the at least one bead is spherical in shape (paragraph 25). Regarding claim 14, Isaacs teaches wherein the circuit package is a bottom-terminated component (paragraphs 19-21). Regarding claim 15, Isaacs teaches a method comprising: placing solder (a solder paste prior to a soldering/reflowing process) on an electrically-conductive pad (mounting pads 204/408/508) of a circuit board (a printed circuit board PCB 110/200), the solder having embedded therein at least one bead (standoff particles 302/402/502/602) (Figs. 3-6 and 8 and paragraphs 17-31 and 34); aligning (aligning as shown in Figs. 4-6) an electrically-conductive pin (mounting pads of 130) of a circuit package (a quad flat no-lead QFN 130) with the solder and the pad; and applying heat (the soldering/reflowing process) to the solder to create reflowed solder (the solder paste after the soldering/reflowing process) to electrically couple the electrically-conductive pad to the electrically-conductive pin such that the at least one bead provides mechanical standoff between the electrically-conductive pad and the electrically-conductive pin (Figs. 3-6 and 8 and paragraphs 17-31 and 34). Regarding claim 16, Isaacs teaches wherein the at least one bead has a melting temperature higher than that of the reflowed solder (paragraph 25). Regarding claim 17, Isaacs teaches wherein the at least one bead is made of copper (paragraph 25). Regarding claim 20, Isaacs teaches wherein the at least one bead is spherical in shape (paragraph 25). Regarding claim 21, Isaacs teaches wherein the circuit package is a bottom-terminated component (paragraphs 19-21). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 4-5, 11-12, and 18-19 are rejected under 35 U.S.C. 103 as being unpatentable over Isaacs. Regarding claims 4, 11, and 18, Isaacs teaches that the at least one bead is made of various materials such as copper for not melting during the solder reflowing process to preventing solder collapsing, etc. (paragraphs 17 and 25). While Isaacs does not also teach a material choice copper-plated polymer for the at least one bead, it would have been obvious to one of ordinary skill in the art to utilize various materials, including the claimed copper-plated polymer, for forming the bead (the standoff particles) from Isaacs in order to provide the standoff particles with similar characteristics such as not melting during the solder reflowing process to preventing solder collapsing. Regarding claims 5, 12, and 19, Isaacs teaches that a physical dimension of the at least one bead (a particle size or a diameter of the standoff particles) is application specific such as based on what types of components are being mounted to the PCB and provides an example that the diameter of the standoff particle is 4 mil (paragraphs 26-28). Then, while Isaacs does not explicitly teach the dimension of the bead to be between approximately 2 mils and approximately 3 mils as claimed, it would have been obvious to one of ordinary skill in the art to adjust the particle size or the diameter of the bead, including the claimed range between approximately 2 mils and approximately 3 mils, as a routine skill in the art for obtaining the optimal size of the solder paste containing the standoff particles based on the application specific as discussed in Isaacs. Furthermore, it has held that discovering an optimum or workable ranges involves only routine skill in the art. Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the workable ranges by routine experimentation. In re Aller, 105 USPQ 233. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to DANIEL B WHALEN whose telephone number is (571)270-3418. The examiner can normally be reached on M-F: 8AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Sue Purvis can be reached on (571)272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /DANIEL WHALEN/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Nov 06, 2023
Application Filed
Feb 19, 2026
Non-Final Rejection — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604720
THROUGH MOLD INTERCONNECT DRILL FEATURE
2y 5m to grant Granted Apr 14, 2026
Patent 12593440
SEMICONDUCTOR DEVICE INCLUDING SINGLE CRYSTAL SEMICONDUCTOR PATTERN WITH COMPLEMENTARY STRUCTURE
2y 5m to grant Granted Mar 31, 2026
Patent 12588396
ARRAY SUBSTRATE AND DISPLAY PANEL COMPRISING LIGHT ADJUSTING LAYER BETWEEN TRANSPARENT LAYERS
2y 5m to grant Granted Mar 24, 2026
Patent 12581790
ELETROLUMINESCENT DEVICE INCLUDING POLYCARBOXYLIC ACID COMPOUND AND HALOGEN AT INTERFACE BETWEEN ELECTRON TRANSPORT LAYER AND LIGHT EMITTING LAYER, AND PRODUCTION METHOD THEREOF
2y 5m to grant Granted Mar 17, 2026
Patent 12581722
SEMICONDUCTOR DEVICE INCLUDING IMPURITY REGIONS AND ELEMENT ISOLATION PORTION AND METHOD OF MANUFACTURING THE SAME
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
80%
Grant Probability
96%
With Interview (+16.0%)
2y 6m
Median Time to Grant
Low
PTA Risk
Based on 993 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month