DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1, 3, 8, 10, 15 and 17 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Arditti (US 20150051880 A1).
For claim 1. Arditti discloses A radio frequency interference (RFI) mitigation circuit (figures 3-4, Abstract, [0012]-[0015]) comprising: a selector circuit (selector 211/360) configured to select between a cleaned signal (output signal according to Model 1) and a clipped signal (output signal according to Model k), and provide the selected signal as an output signal; and a classifier circuit (circuit 210/350) configured to generate a control input indication to the selector circuit to have the cleaned signal selected as the output signal based at least on a front-end circuit signal indicating that the front-end circuit is operating linearly (figure 3, linear of antenna/down-conversion).
For claim 3. The RFI mitigation circuit of claim 1, Arditti discloses further comprising: a filter configured to generate an estimated interference signal according to model-based filtering performed on the front-end circuit signal using a selected model that fits one or more statistical features of the front-end circuit signal; and a subtractor configured to remove the estimated interference signal from the front-end circuit signal to obtain the cleaned signal (figures 3-4, [0012]).
For claim 8. Arditti discloses (figures 3-4, Abstract, [0012]-[0015]) A communication device comprising: a front-end circuit configured to receive a radio frequency (RF) signal and generate a front-end circuit signal based on the received RF signal (antenna/down-conversion); a radio frequency interference (RFI) mitigation circuit comprising: a selector circuit (selector 211/360) configured to select between a cleaned signal (output signal according to Model 1) and a clipped signal (output signal according to Model k), and provide the selected signal as an output signal, and a classifier circuit (circuit 210/350) configured to generate a control input indication to the selector circuit to have the cleaned signal selected as the output signal based at least on a front-end circuit signal indicating that the front-end circuit is operating linearly (figure 3, linear of antenna/down-conversion); and a baseband processor configured to generate a baseband signal based on the output signal ([0009]).
For claim 10. The communication device of claim 8, Arditti discloses wherein the RFI mitigation circuit further comprises: a filter configured to generate an estimated interference signal according to model-based filtering performed on the front-end circuit signal using a selected model that fits one or more statistical features of the front-end circuit signal; and a subtractor configured to remove the estimated interference signal from the front-end circuit signal to obtain the cleaned signal (figures 3-4, [0012]).
For claim 15. Arditti discloses (figures 3-4, Abstract, [0012]-[0015]) A method for mitigating radio frequency interference, the method comprising: selecting (selector 211/360) between a cleaned signal and a clipped signal, and providing the selected signal as an output signal; and generating a control input indication (circuit 210/350) to have the cleaned signal selected as the output signal based at least on a front-end circuit signal indicating that the front-end circuit is operating linearly, and the front-end circuit signal includes an interference signal (figure 3, linear of antenna/down-conversion).
For claim 17. The method of claim 15, Arditti discloses further comprising: generating an estimated interference signal according to model-based filtering performed on the front-end circuit signal using a selected model that fits one or more statistical features of the front-end circuit signal; and subtracting the estimated interference signal from the front-end circuit signal to obtain the cleaned signal (figures 3-4, [0012]).
Allowable Subject Matter
Claims 2, 4-7, 9, 11-14, 16 and 18-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims, because none of the references, either alone or in combination, discloses or renders obvious the claims 2, 4-7, 9, 11-14, 16 and 18-20.
Conclusion
Any response to this Office Action should be faxed to (571) 273-8300, submitted online via the USPTO's Electronic Filing System-Web (EFS-Web) (Registered eFilers only, Registered users of the USPTO's EFS-Web system may submit a response electronically through EFS-Web at https://efs.uspto.gov/TruePassSample/AuthenticateUserLocalEPF.html), or mailed to:
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450
Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rui Meng Hu whose telephone number is 571-270-1105, email is ruimeng.hu@uspto.gov. The examiner can normally be reached on Monday - Friday, 8:00 a.m. - 5:00 p.m., EST.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, Applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jinsong Hu can be reached on (571)272-3965. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/Rui Meng Hu/
R.H./rh
February 5, 2026
/JINSONG HU/ Supervisory Patent Examiner, Art Unit 2643