Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
DETAILED ACTION
This action is responsive to application No. 18/507,298 filed on August 04, 2026.
Priority
3. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.
Specification
4. The title of the invention has been amended as “Display Device Comprising Pixel Circuit Layer and Growth Substrate and Method for Manufacturing the Same”.
Claim Rejections - 35 USC § 102
5. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention.
(a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention.
7. Claims 1-5, 11, 16 are rejected under 35 U.S.C. 102(a)(1)/(a)(2) as being anticipated by Kim et al. (US 2022/0352277 A1).
Regarding independent claim 1, Kim et al. teaches a display device comprising (Fig. 14A):
a pixel circuit layer (PCL, para [0254] lower part- see the annotated figure below) including a transistor (T, para [0140], see figure below);
a growth substrate (PSV, para [0140] made of aluminum oxide/AlO.sub.x, para [0155]) disposed on the pixel circuit layer (PCL- lower part);
a light emitting element (11/12/13, para [0114]) disposed on the growth substrate (PSV); and
an electrode (BDE2, para [0255]) disposed on the light emitting element (11/12/13) and electrically connecting the light emitting element (11/12/13) and the transistor (T).
wherein the growth substrate (PSV) is a base layer for epitaxial growth of the light emitting element (11/12/13, para [0114]) (the underline limitation is a functional limitation/an intended use).
PNG
media_image1.png
586
802
media_image1.png
Greyscale
Regarding claim 2, Kim et al. teaches wherein (Fig. 14A), the growth substrate is a sapphire substrate (PSV, para [0155], made of aluminum oxide/AlO.sub.x which is Sapphire and well known to the industry, and the substrate refers to a carrier or support).
Regarding claim 3, Kim et al. teaches wherein (Fig. 14A), the light emitting element (11/12/13, para [0114]) is an inorganic light emitting element, the light emitting element (11/12/13) includes:
a first semiconductor layer (11, para [0114]) disposed on the growth substrate (PSV);
a light emitting layer (12 active layer, para [0114]) disposed on the first semiconductor layer (11);
a second semiconductor layer (13, para [0114]) disposed on the light emitting layer (12);
an electrode layer (BDE1) disposed on the second semiconductor layer (13); and
an insulating layer (CTL) disposed on the electrode layer (BDE1), covering the light emitting layer (12) and the second semiconductor layer (13), and partially exposing the electrode layer (BDE1), and
the electrode (BDE2) electrically connects the electrode layer (BDE1) and the transistor (T).
Regarding claim 4, Kim et al. teaches wherein (Fig. 14A):
sub-pixels (PXL1, PXL2, PXL3) each including the light emitting element (12),
wherein the growth substrate (PSV) is provided in an island shape in each of the sub-pixels (PXL1, PXL2, PXL3).
Regarding claim 5, Kim et al. teaches wherein (Fig. 14A), the growth substrate (PSV) is disposed on an entire area of the pixel circuit layer (PCL- lower part).
Regarding claim 11, Kim et al. teaches wherein (Fig. 14A), at least one of the first semiconductor layer (11), the light emitting layer (12), the second semiconductor layer (13), and the electrode layer (BDE1) includes a curved surface in a cross-sectional view (Fig. 14A).
Regarding claim 16, Kim et al. teaches wherein (Fig. 14A), further comprising:
a color conversion layer (CCL1, para [0258]) disposed on the light emitting element (11/12/13) and converting a wavelength of light emitted from the light emitting element (this is a functional limitation/an intended use).
Allowable Subject Matter
8. Claims 6 (claims 7-10 depend on claim 6), 12 (claim 13 depends on claim 12), 14 (claim 15 depends on claim 14) are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
9. Claim 6: the prior art of record alone or in combination neither teaches nor makes obvious of a display device comprising:
Claim 6 recites …. the first semiconductor layer, the light emitting layer, the second semiconductor layer, and the electrode layer are sequentially stacked on an upper surface of the growth substrate in a direction inclined with respect to the upper surface of the growth substrate, and
lower surfaces of the first semiconductor layer, the light emitting layer, the second semiconductor layer, and the electrode layer are positioned on a same plane.
Claim 12 recites …. the light emitting layer and the second semiconductor layer are spaced apart from the growth substrate, and
a portion of the electrode layer contacts the growth substrate.
Claim 14 recites …. the first semiconductor layer has an inclined surface inclined with respect to an upper surface of the growth substrate, and
each of the light emitting layer, the second semiconductor layer, and the electrode layer has a substantially constant thickness in a direction perpendicular to the inclined surface and is stacked on the inclined surface.
The prior art, Kim et al. (US 2022/0352277 A1) does not disclose the lower surfaces of the light-emitting element comprising the first semiconductor layer, the light emitting layer, the second semiconductor layer, and the electrode layer are positioned on a same plane, therefore, either by itself or in combination with other arts fail to disclose the above quoted limitations in the section 12.
Response to Arguments
10. It has been acknowledged that the applicant amended claims 1, 2, per the response dated on 08/04/2026. In the claim 1 amendment, the applicant has crossed-out the limitation from claim 2, and added to claim 1. No new limitation (s) has been added.
Applicant’s remarks in pages 8-10 have been considered, but they are not found persuasive, because the applicant made argument on ‘growth substrate’ and the prior art, Kim et al. discloses PSV layer, considered as growth substrate or layer, which is made of aluminum oxide (means sapphire or corundum, well known in the semiconductor arena). This is to remind that these are device claims, and rejected how they were constructed.
Conclusion
11. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DIDARUL MAZUMDER whose telephone number is (571)272-8823. The examiner can normally be reached M-F 9-5.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
13. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William Partridge can be reached at 571-270-1402. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/DIDARUL A MAZUMDER/Primary Examiner, Art Unit 2812
