Prosecution Insights
Last updated: October 02, 2026
Application No. 18/533,024

THERMAL ISOLATION FOR MEMORY SYSTEMS

Final Rejection §103§Other
Filed
Dec 07, 2023
Priority
Dec 13, 2022 — provisional 63/432,312
Examiner
OXENKNECHT, KYLE
Art Unit
2835
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Micron Technology Inc.
OA Round
2 (Final)
81%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 81% — above average
81%
Career Allowance Rate
25 granted / 31 resolved
+12.6% vs TC avg
Strong +33% interview lift
Without
With
+33.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
10 currently pending
Career history
41
Total Applications
across all art units

Statute-Specific Performance

§103
57.5%
+17.5% vs TC avg
§102
22.2%
-17.8% vs TC avg
§112
15.0%
-25.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 31 resolved cases

Office Action

§103 §Other
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Applicant’s claim for the benefit of a prior-filed application under 35 U.S.C. 119(e) or under 35 U.S.C. 120, 121, 365(c), or 386(c) is acknowledged. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 19 and 20 are rejected under 35 U.S.C. 103 as being unpatentable over Chang et al. (US 20190053401 A1) in view of Bouda (US 9596761 B2), in further view of Gopalakrishna et al. (US 10955881 B2), hereafter referred to as Chang, Bouda, and Gopalakrishna, respectively. With regards to claim 19, Chang discloses: An apparatus (102) (Fig. 1a), comprising: a printed circuit board (116) (Fig. 1a) comprising a circuit region (i.e., the central portion on which 112 and 114 are mounted) (Fig. 1a) and a connector region (i.e., the surrounding portion exterior to 112 and 114) (Fig. 1a); a controller (114 may be a controller; See paragraph [0017]) (Fig. 1a) mounted to the printed circuit board within the circuit region (See Fig. 1a); a set of memory devices (112 may be a memory module, which would include multiple memory devices to store memory; See paragraph [0017], In re Preda, 401 F.2d 825, 826, 159 USPQ 342, 344 (CCPA 1968)) (Fig. 1a) mounted to the printed circuit board within the circuit region (See Fig. 1a) and electrically coupled with the controller (112 and 114 are stated to be electrically connected, See paragraph [0018]); an upper heat transfer assembly (106, 104) (Fig. 1a) comprising: a first heatsink (106) (Fig. 1a) thermally coupled with the controller (106 touches 114) (Fig. 1a); a second heatsink (104) (Fig. 1a) thermally coupled with the plurality of memory devices (Devices internal to 112; 112 touches 104) (Fig. 1a). Chang does not disclose: a partition between the first heatsink and the second heatsink configured to provide thermal isolation between the first heatsink and the second heatsink; and a lower heat transfer assembly coupled with the upper heat transfer assembly and comprising one or more fasteners coupling the lower heat transfer assembly to the first heatsink and second heatsink, wherein the circuit region of the printed circuit board is enclosed between the upper heat transfer assembly and the lower heat transfer assembly. However, Bouda discloses: a partition (228) (Fig. 2b) between the first heatsink (210) (Fig. 2b) and the second heatsink (212) (Fig. 2b) configured to provide thermal isolation between the first heatsink and the second heatsink (Paragraph [0040] states that 228 impairs heat transfer between the heatsinks.). Also, Gopalakrishna discloses: a lower heat transfer assembly (128) (Fig. 3h) coupled (Mechanically coupled, see Fig. 3h) with the upper heat transfer assembly (132) (Fig. 3h) and comprising one or more fasteners (180 and hooks associated with 180) (Fig. 3h) coupling the lower heat transfer assembly (128) (Fig. 3h) to the upper heat transfer assembly (Upper heat transfer assembly 132) (See Fig. 3h), wherein the electronic devices (104) (Fig. 3h) are enclosed between the upper heat transfer assembly and the lower heat transfer assembly (See Fig. 3h). It would have been obvious to one of ordinary skill in related art(s) before the effective filing date of the claimed invention to have modified the system of Chang with the partition and associated positioning specifics of Bouda. One of ordinary skill would have been motivated to do so in order to keep thermal loads separate from one another, avoiding reduction in lifespan of components from excessive heat transfer from neighboring heatsinks. Additionally, it would have been obvious to one of ordinary skill in related art(s) before the effective filing date of the claimed invention to have modified the Chang-Bouda combination to include a lower heat transfer assembly and associated positioning specifics as taught by Gopalakrishna. In doing so, the second heat transfer assembly would be below the controller and plurality of memory devices of the Chang-Bouda combination, i.e., the circuit region, in order to most effective dissipate heat. Such a combination would enclose the circuit region, as defined above. Also, in connecting to the upper heat transfer assembly, one of ordinary skill would ensure fasteners were present on both the first heatsink and second heatsink in order to secure the full assembly, as seen by the connectors spanning 132. One of ordinary skill would have been motivated to do so in order to allow for improved heat dissipation in a small footprint. Also, all claimed elements were known in the prior art and one skilled in the art could have combined / modified the elements as claimed by known methods with no change in their respective functions, and the combination / modification would have yielded predictable results to one of ordinary skill in the art before the effective filing date of the claimed invention. See KSR International Co. v. Teleflex Inc., 550 U.S.___, 82 USPQ2d 1385 (2007). With regards to claim 20, Chang, Bouda, and Gopalakrishna disclose all as applied to claim 19, but Chang and Gopalakrishna do not explicitly disclose: wherein the first heatsink and the second heatsink are adjacent to the partition. However, Bouda discloses: wherein the first heatsink (210) (Fig. 2b) and the second heatsink (212) (Fig. 2b) are adjacent (See Fig. 2b) to the partition (228) (Fig. 2b). Additionally, given the Chang-Bouda-Gopalakrishna combination of claim 19, since the partition 228 of Bouda would be placed between the two heatsinks of Chang, both heatsinks would be adjacent to it. See Fig. 1a of Chang. See also KSR, supra. Response to Arguments Applicant’s arguments, see line 12 of page 7 through line 8 of page 8, and line 3 of page 11 through line 10 of page 13, filed 07/24/2026, with respect to the amendments to independent claims 1 and 13 have been fully considered and are persuasive. The rejections of claims 1 and 13 and their associated dependent claims have been withdrawn. With regards to the arguments beginning on line 11 of page 13, directed to Official Notice taken, the arguments are noted to be moot in light of independent claims 1 and 13 being marked as allowable. With regards to the arguments beginning on line 9 of page 8, directed to the amendments made to independent claim 19, Applicant’s arguments have been fully considered but they are not persuasive. Applicant begins by noting the amendments made to claim 19 regarding fasteners, and claims that Gopalakrishna does not cure the deficiencies of the primary reference, Chang. The Office respectfully disagrees, as discussed in the new rejection outlined above. Applicant continues, and discusses the features of Gopalakrishna. Applicant makes the argument that the fasteners provided by Gopalakrishna are not part of the lower heat transfer assembly, and are instead part of a cooling frame. While the upshot of Applicant’s argument is understood, the Office takes the stance that the claims are broader than argued, as presently written. The Office views it as reasonable to consider the fasteners as part of the cooling structure, with the features of Gopalakrishna being capable of being mapped to the currently claimed language. Further, one of ordinary skill would be capable of using fasteners to secure heatsinks together, with fasteners for heatsinks being very common in the art. Allowable Subject Matter Claims 1-18 are allowable. The following is a statement of reasons for the indication of allowable subject matter: the allowability resides in the overall structure and functionality of the device, as recited in independent claims 1 and 13, at least in part, because claims 1 and 13 recite the limitations: (Claim 1): “… wherein the lower heat transfer assembly comprises: a third heatsink, wherein the controller is enclosed between the first heatsink and the third heatsink; and a fourth heatsink, wherein the plurality of memory devices are enclosed between the second heatsink and the fourth heatsink.” (Claim 13): “…a first heatsink comprising a thermally conductive component extending over a first area of the printed circuit board and comprising a first thermal transfer component extending over a second area of the printed circuit board; a second heatsink comprising a second thermal transfer component extending over a third area of the printed circuit board, wherein the third area at least partially overlaps along a plane of the printed circuit board with the first area, and wherein the first heatsink overlaps a portion of the second heatsink corresponding to the second area…” Chang (US 20190053401 A1), Bouda (US 9596761 B2), and Gopalakrishna (US 10955881 B2) are believed to be the closest prior art references, and are discussed above. However, Chang, Bouda, and Gopalakrishna fail to disclose, at least, the aforementioned allowable limitations of independent claims 1 and 13. The remaining prior art references teach various cooling devices for PCB mounted components, particularly those that are double sided, or that feature heatsinks separated by gaps, that are similar in form to the instant Application. However, none of the remaining prior art references, taken alone or in combination, are believed to render the invention unpatentable as claimed. Finally, the Office has not identified any double patenting issues. For all of the reasons outlined above, it is believed that the instant Application contains allowable subject matter. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to KYLE OXENKNECHT whose telephone number is (703)756-1976. The examiner can normally be reached Monday - Friday 8 a.m. - 5 p.m. ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jayprakash Gandhi can be reached at 571-272-3740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /K.O./Examiner, Art Unit 2841 /Jayprakash N Gandhi/Supervisory Patent Examiner, Art Unit 2841
Read full office action

Prosecution Timeline

Dec 07, 2023
Application Filed
May 05, 2026
Non-Final Rejection mailed — §103, §Other
Jul 24, 2026
Response Filed
Aug 13, 2026
Final Rejection mailed — §103, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12740032
DISPLAY DEVICE
2y 1m to grant Granted Sep 15, 2026
Patent 12733136
ELECTRIFIED VEHICLE INVERTER POWER MODULE COOLING
3y 4m to grant Granted Sep 08, 2026
Patent 12701651
EFFICIENT THERMAL MANAGEMENT FOR VERTICAL POWER DELIVERY
3y 5m to grant Granted Aug 04, 2026
Patent 12672267
POWER MODULE ASSEMBLY
3y 1m to grant Granted Jun 30, 2026
Patent 12656560
Low Profile Attachment Method for Pluggable Optical Modules
3y 6m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
81%
Grant Probability
99%
With Interview (+33.3%)
2y 9m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 31 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month