Prosecution Insights
Last updated: May 29, 2026
Application No. 18/543,801

DIGITAL MAXIMUM POWER POINT TRACKING

Non-Final OA §102
Filed
Dec 18, 2023
Priority
Jan 05, 2023 — provisional 63/437,211
Examiner
QUDDUS, NUSRAT
Art Unit
2838
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Atmosic Technologies, Inc.
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
724 granted / 814 resolved
+20.9% vs TC avg
Moderate +6% lift
Without
With
+6.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
13 currently pending
Career history
828
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
49.0%
+9.0% vs TC avg
§102
17.1%
-22.9% vs TC avg
§112
22.4%
-17.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 814 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This Office Action is in response to Applicant’s filing on 12/18/2023. Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1, 11-13, 20 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Huang et al. (“Huang”, US Pub 2017/0271873). PNG media_image1.png 1029 1382 media_image1.png Greyscale Above annotated Fig. 2-3 & 5-6 are from Applicant’s own invention, provided to compare with following teaching of Huang et al. (“Huang”, US Pub 2017/0271873) PNG media_image2.png 687 991 media_image2.png Greyscale PNG media_image3.png 1029 1579 media_image3.png Greyscale PNG media_image4.png 963 1418 media_image4.png Greyscale Above annotated Fig. 1-2, 4-5 and excerpt are from Huang et al. (“Huang”, US Pub 2017/0271873) Regarding independent claim 1, Huang teaches (Fig. 1-6) a method for identifying an optimal harvest voltage associated with a maximum extracted energy (i.e., 101’s output being Vin is tracked for optimal or maximum harvesting, via 320’s output Vx in 325, as required by the load, such as energy storage 110) for an energy harvesting circuit (305), the method performed by a computing device (i.e., 117) coupled to an energy harvesting circuit (two or plural stage power conversion circuit 305 or 105: buck-boost 320 or 120, switched-capacitor charge-pump 330 or 130) and comprising: identifying a first time period (i.e., step 401 for count 1) required for the energy harvesting circuit (305) to complete a first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk), the first time (i.e., periodical duty cycle of PWM for respective switches in 305: 320 & 330, to implement step 402) associated with an initial harvest voltage (101’s output Vin); determining (i.e. combined operation of elements output ‘comparator, FF, INV, counter’, which are is received by 412) a first value of an estimated extracted power (Vlim) based on the initial harvest voltage (101’s output Vin’s initial value, received by 305’s 320, which provided Vx, used by 117) and the first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk); and iteratively adjusting (i.e., steps 404 thru 410) the harvest voltage (101’s output Vin) and determining the optimal harvest voltage (Vx) based at least in part on values of the estimated extracted power value (Vlim) corresponding to the adjusted harvest voltage (Vx). Regarding claim 11, Huang teaches prior to determining (i.e. combined operation of elements output ‘comparator, FF, INV, counter’, which are is received by 412) the first value (i.e., prior to step 401 for count 1) of the estimated extracted power (Vlim, using 410’s next step affecting 401), determining (i.e. combined operation of elements output ‘comparator, FF, INV, counter’, which are is received by 412) that the first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk) is less than a lower limit (Vref or reference clk), and in response, placing the energy harvesting circuit (305) in a low power state (305 being in low power state). Regarding claim 12, Huang teaches wherein the harvest voltage (Vx) is configured so that an energy extraction event (i.e., previous, present and next iteration) is triggered in response to a harvest voltage (i.e., Vx associated with count 1) exceeding the harvest voltage (i.e., Vx associated with count 2), wherein the harvest voltage (Vx of count 1 vs. count 2) is coupled to an energy source (101) associated with the energy harvesting circuit (two or plural stage power conversion circuit 305 or 105: buck-boost 320 or 120, switched-capacitor charge-pump 330 or 130). Regarding independent claim 13, Huang teaches (Fig. 1-6) a computing device coupled to an energy harvesting circuit, comprising: one or more processors (processor, SoC processor; Abstract and Para 12, 18, 24, 54, 61-62); and a memory storing instructions for execution by the one or more processors (memory storing instructions for execution by the one or more processor/SoC processor; Abstract and Para 12, 18, 24, 30, 34, 54, 61-62), wherein execution of the instructions causes the computing device to perform operations comprising: identifying a first time period (i.e., step 401 for count 1) required for the energy harvesting circuit (305) to complete a first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk), the first time (i.e., periodical duty cycle of PWM for respective switches in 305: 320 & 330, to implement step 402) associated with an initial harvest voltage (101’s output Vin); determining (i.e. combined operation of elements output ‘comparator, FF, INV, counter’, which are is received by 412) a first value of an estimated extracted power (Vlim) based on the initial harvest voltage (101’s output Vin’s initial value, received by 305’s 320, which provided Vx, used by 117) and the first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk); and iteratively adjusting (i.e., steps 404 thru 410) the harvest voltage (101’s output Vin) and determining the optimal harvest voltage (Vx) based at least in part on values of the estimated extracted power value (Vlim) corresponding to the adjusted harvest voltage (Vx). Regarding independent claim 20, Huang teaches (Fig. 1-6) a non-transitory computer-readable storage medium storing instructions for execution by one or more processors of a computing device (memory storing instructions for execution by the one or more processor/SoC processor; Abstract and Para 12, 18, 24, 30, 34, 54, 61-62) coupled to an energy harvesting circuit (two or plural stage power conversion circuit 305 or 105: buck-boost 320 or 120, switched-capacitor charge-pump 330 or 130), wherein execution of the instructions causes the computing device to perform operations comprising: identifying a first time period (i.e., step 401 for count 1) required for the energy harvesting circuit (305) to complete a first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk), the first time (i.e., periodical duty cycle of PWM for respective switches in 305: 320 & 330, to implement step 402) associated with an initial harvest voltage (101’s output Vin); determining (i.e. combined operation of elements output ‘comparator, FF, INV, counter’, which are is received by 412) a first value of an estimated extracted power (Vlim) based on the initial harvest voltage (101’s output Vin’s initial value, received by 305’s 320, which provided Vx, used by 117) and the first number of energy extraction events (step 402, predetermined values N cycles of SC_Clk); and iteratively adjusting (i.e., steps 404 thru 410) the harvest voltage (101’s output Vin) and determining the optimal harvest voltage (Vx) based at least in part on values of the estimated extracted power value (Vlim) corresponding to the adjusted harvest voltage (Vx). Allowable Subject Matter Claims 2-10 and 14-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 2, cited art(s) failed to teach, “wherein iteratively adjusting the harvest voltage comprises: incrementing the harvest voltage by a predetermined value; identifying a second number of energy extraction events occurring within the first time period, the second number of energy extraction events based on the incremented harvest voltage; determining a second value of the estimated extracted power based on the incremented harvest voltage; and determining the optimal harvest voltage based at least in part on the second value of the estimated extracted power”. Claims 3-7 are depending from claim 2. Regarding claim 8, cited art(s) failed to teach, “determining the optimal harvest voltage further comprises identifying a third number of energy extraction events occurring within the first time period, the third number of energy extraction events based at least in part on the optimal harvest voltage; and the method further comprises periodically determining a fourth number of energy extraction events occurring within the first time period, the fourth number of energy extraction events based at least in part on the optimal harvest voltage”. Claims 9-10 are depending from claim 8. Regarding claim 14, cited art(s) failed to teach, wherein execution of the instructions for iteratively adjusting the harvest voltage causes the computing device to perform operations further comprising: “incrementing the harvest voltage by a predetermined value; identifying a second number of energy extraction events occurring within the first time period, the second number of energy extraction events based on the incremented harvest voltage; determining a second value of the estimated extracted power based on the incremented harvest voltage; and determining the optimal harvest voltage based at least in part on the second value of the estimated extracted power”. Claims 15-19 are depending from claim 14. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to NUSRAT QUDDUS whose telephone number is (571)270-7921. The examiner can normally be reached on M-Th 9-4PM ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, CRYSTAL L. HAMMOND can be reached at (571) 270-1682. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /NUSRAT QUDDUS/Examiner, Art Unit 2838
Read full office action

Prosecution Timeline

Dec 18, 2023
Application Filed
Apr 28, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12636958
PULSE WIDTH MODIFICATION TO PRECLUDE PHASE COINCIDENTAL SWITCHING
3y 6m to grant Granted May 26, 2026
Patent 12638871
LDO REGULATOR FOR DYNAMIC VOLTAGE SCALING AND SYSTEM-ON-CHIP INCLUDING THE SAME
2y 4m to grant Granted May 26, 2026
Patent 12633589
POWER SUPPLY DEVICE
3y 0m to grant Granted May 19, 2026
Patent 12627213
SWITCHING-LOSS BALANCING CIRCUIT
2y 4m to grant Granted May 12, 2026
Patent 12614968
POWER STAGE AND POWER MODULE DESIGN TO MINIMIZE PARASITIC INDUCTANCE FOR MULTILEVEL INVERTER AND CONVERTER
2y 8m to grant Granted Apr 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
95%
With Interview (+6.0%)
2y 6m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 814 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month