Prosecution Insights
Last updated: April 19, 2026
Application No. 18/580,354

METHOD AND APPARATUS FOR ON-DIE AND IN-CONTROLLER COLLABORATIVE MEMORY ERROR CORRECTION

Final Rejection §102§112
Filed
Jan 18, 2024
Examiner
KNAPP, JUSTIN R
Art Unit
2112
Tech Center
2100 — Computer Architecture & Software
Assignee
The Regents of the University of California
OA Round
2 (Final)
84%
Grant Probability
Favorable
3-4
OA Rounds
2y 6m
To Grant
93%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allow Rate
574 granted / 679 resolved
+29.5% vs TC avg
Moderate +8% lift
Without
With
+8.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
11 currently pending
Career history
690
Total Applications
across all art units

Statute-Specific Performance

§101
12.7%
-27.3% vs TC avg
§103
21.0%
-19.0% vs TC avg
§102
22.9%
-17.1% vs TC avg
§112
27.6%
-12.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 679 resolved cases

Office Action

§102 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claim 1 is objected to because of the following informalities: - claim 1, line 5, it appears “with an in-controller ECC codes” should be amended to remove the “an”.- claim 9, it appears, “wherein in-controller ECC codes are…” should be amended to “wherein the in-controller ECC codes are…” for proper antecedent basis. Appropriate correction is required Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-5, 9-11, and 13-17 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claims 1-5, 9-11, and 13-17 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted steps are: claim 1 recites the preamble “a method for correcting errors in data stored in a memory…”, however, the body of claim doesn’t reference the “data” of the preamble in any of error correction performing steps. The term “data” is only found recited in “…modified the data” in claims 13 and 15, however, it is not clear overall through the claims as to how data is being corrected for errors? Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-5 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by US 2019/0042358 A1 to Criss et al (herein referred to as Criss, cited in Applicant’s IDS filed on January 18, 2024). Referring to claim 1, Criss discloses for correcting errors in data stored in a memory comprising a memory chip having an on-die ECC decoder (Figure 1, element 102) and an external memory controller having an in-controller ECC decoder (Figure 1, element 104) coupled to the memory chip, the method comprising: configuring the memory chip with on-die error correction (ECC) codes (Figure 1, on-die ECC component 110); configuring the memory controller with an in-controller ECC codes (Figure 1, component 114); performing on-die error correction in the memory chip; and performing coupled with in-controller error correction with knowledge of the on-die error correction performed in the memory chip SO as and configuring on die ECC codes to avoid all error miscorrections introduced by the on-die error correction an in controller ECC decoder (see paragraphs [0015] & [0022-0023]). Referring to claim 2, Criss discloses further including configuring the in-controller ECC codes with knowledge of the on-die ECC codes (see paragraphs [0023-0025], [0049-0050]). Referring to claim 3, Criss discloses wherein configuring the on-die ECC codes further guarantees no silent data corruption when a double-bit error happens within the memory chip (see paragraphs [0023-0025], [0049-0050], “silent data corruption”). Referring to claim 4, Criss discloses wherein the on-die ECC comprises SEC (see paragraphs [0023-0025], [0049-0055], SEC). Referring to claim 5, Criss discloses wherein the in-controller ECC comprises SECDED (paragraph [0040], component 114 can correct multi-bit errors which means it can detect multiple errors). Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Justin Knapp whose telephone number is (571)270-3008. The examiner can normally be reached 8:00 am - 4:30 pm (ET). Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Albert Decady can be reached at (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. Justin R. Knapp Primary Examiner Art Unit 2112 /JUSTIN R KNAPP/Primary Examiner, Art Unit 2112
Read full office action

Prosecution Timeline

Jan 18, 2024
Application Filed
Aug 09, 2025
Non-Final Rejection — §102, §112
Dec 12, 2025
Response Filed
Mar 21, 2026
Final Rejection — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12579026
APPARATUSES, SYSTEMS, AND METHODS FOR STORING MEMORY METADATA IN A GLOBAL COLUMN REDUNDANCY PLANE
2y 5m to grant Granted Mar 17, 2026
Patent 12580593
MEMORY SYSTEM AND NONVOLATILE MEMORY DEVICE CAPABLE OF COMPRESSING DATA FROM A MEMORY PLANE AND OUTPUTTING DATA IN PARALLEL
2y 5m to grant Granted Mar 17, 2026
Patent 12571781
VERIFICATION METHOD AND SYSTEM FOR A SAMPLE INTRODUCTION DEVICE DEDICATED TO GAS CHROMATOGRAPHY FOR PRECISELY MEASURING A CONCENTRATION OF ATMOSPHERIC GREENHOUSE GAS CONTAINED IN A TEDLAR BAG
2y 5m to grant Granted Mar 10, 2026
Patent 12572416
ERROR CORRECTING CODES FOR MULTI-MASTER MEMORY CONTROLLER
2y 5m to grant Granted Mar 10, 2026
Patent 12574146
METHOD AND APPARATUS FOR FAST DECODING OF POLAR CODES
2y 5m to grant Granted Mar 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
84%
Grant Probability
93%
With Interview (+8.3%)
2y 6m
Median Time to Grant
Moderate
PTA Risk
Based on 679 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month