Prosecution Insights
Last updated: April 19, 2026
Application No. 18/585,629

PROCESS FOR THIN FILM CAPACITOR INTEGRATION

Non-Final OA §112
Filed
Feb 23, 2024
Examiner
WELLINGTON, ANDREA L
Art Unit
2800
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Texas Instruments Incorporated
OA Round
2 (Non-Final)
57%
Grant Probability
Moderate
2-3
OA Rounds
2y 4m
To Grant
66%
With Interview

Examiner Intelligence

Grants 57% of resolved cases
57%
Career Allow Rate
205 granted / 358 resolved
-10.7% vs TC avg
Moderate +9% lift
Without
With
+9.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
454 currently pending
Career history
812
Total Applications
across all art units

Statute-Specific Performance

§101
2.6%
-37.4% vs TC avg
§103
43.9%
+3.9% vs TC avg
§102
28.8%
-11.2% vs TC avg
§112
18.0%
-22.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 358 resolved cases

Office Action

§112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Examiner’s response Applicant’s amendments filed on 12/08/2025 have been considered: The limitation, ”lead frame” have been removed from claims 2, 7, and 9-10 by the Applicant; hence, the objection to the Drawings is now withdrawn. The amendments to claims 1-7, (cancelled claim 8), 9-13, and newly added claims 14-18 were carefully reviewed, and considered. Claim Rejections - 35 USC § 112 Claims 1-7, and 9-18 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. The limitation, ”passive device”, as recited in independent claims 1 and 9, and later dependent claims, is unclear with regard to how a resistor or inductor would be implemented as part of this invention. Note, the limitation “passive device” is not found in the specification”. The limitation, “overlapping”, as recited in claim 1, is also not found in the specification: While the arrangements claimed may be perhaps be found in the drawings, it is nevertheless incumbent on the Applicant to specifically indicate which parts of the drawings provide support for the claims. For this reason, the examiner believes that the Applicant will find it necessary to amend the specification in order to properly overcome the rejection under 35 U.S.C. 112(A). Specification 35 U.S.C. 112(a) or pre-AIA 35 U.S.C. 112, requires the specification to be written in “full, clear, concise, and exact terms.” The specification is replete with terms which are not clear, concise and exact. The specification should be revised carefully in order to comply with 35 U.S.C. 112(a) or pre-AIA 35 U.S.C. 112. Examples of some unclear, inexact or verbose terms used in the specification are: Throughout the specification, numeral “110” represents “silicon wafer” (see [0023-[0025], [0029]-[0031], [0033]-[0037]; but the same numeral; “110” also represents “substrate” (see [0034]). These is just one example, because they seem to cause confusion in that different names which are referred to by the same numeral. Claim Objections Claims 1-7, and 9-18 are objected to because of the following informalities: Regarding claims 1 and 9, the phrase, “an insulator over the substrate and between the first and second conductive lines”, as recited in claim 1, appears inaccurate based on Applicant’s Fig. 2. Fig. 2 shows e.g., “an insulator ‘132’ on the substrate between the first and second conductive lines ‘120’ and ‘122’. PNG media_image1.png 288 644 media_image1.png Greyscale Appropriate correction is required. LIN (US 8368150 B2) (same reference as in the previous Office action) teaches in Fig. 8, “An integrated circuit (IC) comprising: PNG media_image2.png 363 604 media_image2.png Greyscale a substrate; (see Fig. 8 with interpretation labels) a first conductive line (23) coupled to the substrate; a second conductive line (same number 23) coupled to the substrate; and a decoupling capacitor (38). Any inquiry concerning this communication or earlier communications from the examiner should be directed to JASMINE J CLARK whose telephone number is (571)272-1726. The examiner can normally be reached 8:30-5.30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, ZANDRA SMITH can be reached at (571) 272 2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JASMINE J CLARK/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Feb 23, 2024
Application Filed
Aug 05, 2025
Non-Final Rejection — §112
Dec 08, 2025
Response Filed
Feb 15, 2026
Non-Final Rejection — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12531177
High Voltage Pulse Generator for High-Energy Beam Kickers
2y 5m to grant Granted Jan 20, 2026
Patent 12426238
Method of Operating Semiconductor Memory Device with Floating Body Transistor Using Silicon Controlled Rectifier Principle
2y 5m to grant Granted Sep 23, 2025
Patent 12402245
RADIO-FREQUENCY MODULE AND COMMUNICATION DEVICE
2y 5m to grant Granted Aug 26, 2025
Patent 12381183
SEMICONDUCTOR DEVICE HAVING STACKED CHIPS
2y 5m to grant Granted Aug 05, 2025
Patent 12381347
CABLE CONNECTOR
2y 5m to grant Granted Aug 05, 2025
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

2-3
Expected OA Rounds
57%
Grant Probability
66%
With Interview (+9.1%)
2y 4m
Median Time to Grant
Moderate
PTA Risk
Based on 358 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month