Prosecution Insights
Last updated: October 02, 2026
Application No. 18/593,802

Heterogeneous Accelerators Connected via a Time Sensitive Networking Bus

Non-Final OA §103
Filed
Mar 01, 2024
Priority
Mar 31, 2023 — provisional 63/493,512
Examiner
FRANKLIN, RICHARD B
Art Unit
2199
Tech Center
2100 — Computer Architecture & Software
Assignee
Micron Technology Inc.
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
84%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
543 granted / 651 resolved
+28.4% vs TC avg
Minimal +1% lift
Without
With
+0.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
17 currently pending
Career history
665
Total Applications
across all art units

Statute-Specific Performance

§101
6.0%
-34.0% vs TC avg
§103
48.2%
+8.2% vs TC avg
§102
26.0%
-14.0% vs TC avg
§112
10.4%
-29.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 651 resolved cases

Office Action

§103
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1 – 20 are pending. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1, 11, and 17 is/are rejected under 35 U.S.C. 103 as being unpatentable over US Patent Application Publication No. 2023/0031226 (hereinafter Lee) in view of US Patent Application Publication No. 2022/0058237 (hereinafter Wang), and further in view of US Patent No. 11,194,753 (hereinafter Marolia). As per claims 1, 11, and 17, Lee teaches an apparatus comprising a networking bus (Lee; Figure 1 Item 110, Figure 2 Item 210, Figure 5 Item 510); a plurality of accelerators (Lee; Figure 1 Items 130_1 – 130_n, Figure 2 Items 230_1 – 230_n, and Figure 5 Items 540_1 – 540_n) connected to the networking bus to accelerate operations (Lee; Paragraphs [0056] and [0057]); a plurality of components connected to the networking bus, the components configured to: run a plurality of applications (Lee; Paragraph [0051]); and generate, in the applications, tasks of the acceleration operations (Lee; Paragraphs [0051], [0059], [0060], [0066], and [0067]). Lee does not teach that the networking bus is a time sensitive networking bus and that the accelerators accelerate multiplication and accumulation operations. However, Wang teaches a deep learning accelerator (Wang; Figure 2 Item 200) that accelerates multiplication and accumulation operations (Wang; Paragraphs [0024] and [0039]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Lee to include the multiply and accumulate operations because doing so allows for acceleration of commonly accelerated operations in deep learning accelerators. Lee in combination with Wang does not teach that the networking bus is a time sensitive networking bus. However, Marolia teaches an accelerator system in which accelerators (Marolia; Figure 3 Items 306-1 and 306-2) are connected to a time sensitive networking bus (Marolia; Figure 3 “HPI (UPI)” and “PCIe”, Col 14 Lines 13 – 20). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Lee in combination with Wang to include the time sensitive networking bus because doing so allows for communications over a low latency interconnect (Marolia; Col 14 Lines 13 – 20). Allowable Subject Matter Claims 2 – 10, 12 – 16, and 18 – 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Claims 2 – 10 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims because the prior art of record fails to teach or suggest alone or in combination wherein the components are further configured to: allocate virtual channels over the time sensitive networking bus from the applications to the accelerators based on timing data of the applications; and wherein each of the virtual channels has a deterministic timing of communication between a component, among the plurality of components, and an accelerator, as required by dependent claim 2, in combination with the other claimed limitations (emphasis added). The prior art of record teaches allocating virtual channels for accelerator traffic over a time sensitive networking bus (Marolia; Col 7 Lines 14 – 47) but does not specifically teach the combination of the allocation of the virtual channels from the applications to the accelerators based on timing data of the applications and the virtual channels having deterministic timing of communication between the components and accelerators, as required by dependent claim 2. Claims 3 – 10 are also allowable because of their dependence, either directly or indirectly, upon allowable dependent claim 2. Claims 12 – 16 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims because the prior art of record fails to teach or suggest alone or in combination allocating, over the time sensitive networking bus, virtual channels from the applications to the accelerators based on timing data of the applications; and wherein each of the virtual channels has a deterministic timing of communication between a component, among the plurality of components, and an accelerator, as required by dependent claim 12, in combination with the other claimed limitations (emphasis added). The prior art of record teaches allocating virtual channels for accelerator traffic over a time sensitive networking bus (Marolia; Col 7 Lines 14 – 47) but does not specifically teach the combination of the allocation of the virtual channels from the applications to the accelerators based on timing data of the applications and the virtual channels having deterministic timing of communication between the components and accelerators, as required by dependent claim 12. Claims 13 – 16 are also allowable because of their dependence, either directly or indirectly, upon allowable dependent claim 12. Claims 18 – 20 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims because the prior art of record fails to teach or suggest alone or in combination allocating, responsive to the requests and over the time sensitive networking bus, virtual channels to the accelerators based on timing data of the applications; wherein each of the virtual channels has a deterministic timing of communication between a component, among the plurality of components, and an accelerator, and wherein the requests include the timing data specifying timing requirements for the tasks and urgency levels of the tasks, as required by dependent claim 18, in combination with the other claimed limitations (emphasis added). The prior art of record teaches allocating virtual channels for accelerator traffic over a time sensitive networking bus (Marolia; Col 7 Lines 14 – 47) and determining urgency levels of acceleration tasks (Lee; Paragraph [0070]) but does not specifically teach the combination of the allocation of the virtual channels from the applications to the accelerators based on timing data of the applications, the virtual channels having deterministic timing of communication between the components and accelerators, and the requests including timing data with timing requirements and urgency levels of the tasks, as required by dependent claim 18. Claims 19 and 20 are also allowable because of their dependence, either directly or indirectly, upon allowable dependent claim 18. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to RICHARD B FRANKLIN whose telephone number is (571)272-0669. The examiner can normally be reached M-F 8:30am-5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Idriss Alrobaye can be reached at (571) 270-1023. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /RICHARD B FRANKLIN/ Examiner, Art Unit 2181
Read full office action

Prosecution Timeline

Mar 01, 2024
Application Filed
Aug 11, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12748553
System and Method for searching a buffer of a non-volatile storage Host Controller
2y 7m to grant Granted Sep 29, 2026
Patent 12743741
SYSTEMS AND METHODS FOR EXPLOITING QUEUES AND TRANSITIONAL STORAGE FOR IMPROVED LOW-LATENCY HIGH-BANDWIDTH ON-DIE DATA RETRIEVAL
2y 10m to grant Granted Sep 22, 2026
Patent 12718851
DOMAIN SPECIFIC MEMORY MANAGEMENT
3y 6m to grant Granted Aug 25, 2026
Patent 12710869
DUAL-PORT USB FLASH DRIVE FOR ON-THE-GO (OTG) SUPPORTED DEVICES
2y 3m to grant Granted Aug 18, 2026
Patent 12705179
MEMORY MODULE, MEMORY SYSTEM INCLUDING MEMORY MODULE, AND METHOD OF OPERATING THE SAME
2y 0m to grant Granted Aug 11, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
84%
With Interview (+0.6%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 651 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month