DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Election/Restrictions
Applicant’s election without traverse of claims 11-20 in the reply filed on 12/24/2025 is acknowledged.
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claims 11 and 20 are rejected under 35 U.S.C. 103 as being unpatentable over Leitermann et al. (US 2024/0083464), hereinafter referred to as Leitermann in view of Binet et al. (US 12,199,838), hereinafter referred to as Binet.
Referring to claim 11, Leitermann teaches, as claimed, a system-on-chip comprising: a sensor data input chiplet (i.e.-chiplet 608, page 11, ¶95, lines 1-4) to receive sensor data from a sensor system (i.e.-sensors, page 12, ¶95, lines 9-10) comprising (i) a set of cameras, and (ii) a set of LIDAR and radar sensors (i.e.-camera, LIDAR and radar, page 16, ¶122, lines 15-18); a central chiplet (i.e.-monitoring core processor 604); a first interconnect (i.e.-interconnect 610a or UCIe, page 11, ¶94, lines 11-13) connecting the sensor data input chiplet and the central chiplet (i.e.-chiplets are communicatively coupled with various sensors, page 11/12, ¶95, lines 5-11) to transmit image data from the set of cameras (page 5, ¶42, lines 1-3); and a second interconnect (i.e.- interconnect 610b or PCIe, page 11, ¶94, lines 11-13) connecting the sensor data input chiplet and the central chiplet (page 11/12, ¶95, lines 5-11) to transmit LIDAR and radar data from the set of LIDAR and radar sensors (page 5, ¶42, lines 1-3).
However, Leitermann does not teach wherein the central chiplet being comprised of a shared memory.
On the other hand, Binet disclsoes a multi-system-on-chip architecture comprised of multi-processor SoCs coupled together using UCIe or PCIe interconnect to share a memory (col. 5, lines 5-12).
Therefore, before the effective filing date of the claimed invention, it would have been obvious to a person of ordinary skill in the art to modify the teachings of Leitermann and incorporate a shared memory, as taught by Binet. The motivation for doing so would have been to provide a computing architecture with shared memory, thereby large amounts of data (i.e.-sensor data) can be processed in real-time at high-speed to meet application requirements in terms of speed and safety.
Referring to claim 20, the claim is substantially the same as claim 11, hence the rejection of claim 11 is applied accordingly.
Claim Objections
Claims 12-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Examiner’s note:
Examiner has cited particular columns and line numbers in the references applied to the claims above for the convenience of the Applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the Applicant in preparing responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passages as taught by the prior art or disclosed by the Examiner.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Luban et al. (US 11,513,814), Srivastava et al. (US 12,461,822), Grassi (US 11,797,311), Saleh et al. (US 11,841,803) and Gutierrez (US 7,145,903) do teach autonomous vehicle monitoring system comprised of system-on-chip packages that utilize UCIe interconnect and serial bus between chiplets.
Contact Information
Any inquiry concerning this communication or earlier communications from the examiner should be directed to ELIAS MAMO whose telephone number is (571)270-1726. The examiner can normally be reached Mon-Thu, 7 AM - 5 PM.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, HENRY TSAI can be reached at 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/Elias Mamo/Primary Examiner, Art Unit 2184
Prosecution Insights