Prosecution Insights
Last updated: April 19, 2026
Application No. 18/605,527

MEMORY SYSTEMS AND OPERATING METHODS THEREOF AND MEMORY CONTROLLERS

Non-Final OA §112
Filed
Mar 14, 2024
Examiner
CHOWDHURY, SUBIR KUMAR
Art Unit
2132
Tech Center
2100 — Computer Architecture & Software
Assignee
Yangtze Memory Technologies Co. Ltd.
OA Round
3 (Non-Final)
83%
Grant Probability
Favorable
3-4
OA Rounds
2y 3m
To Grant
98%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allow Rate
19 granted / 23 resolved
+27.6% vs TC avg
Strong +16% interview lift
Without
With
+15.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
37 currently pending
Career history
60
Total Applications
across all art units

Statute-Specific Performance

§101
5.3%
-34.7% vs TC avg
§103
58.3%
+18.3% vs TC avg
§102
29.3%
-10.7% vs TC avg
§112
6.9%
-33.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 23 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/29/2025 has been entered. Response to Amendment The office action is responding to the arguments filed on 10/29/2025. Claims 1-20 are pending. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1, 10, 18 rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. The added limitation in the amended claims 1,10,18 “wherein the data related to the host performance boost mode includes an indication of validity of the physical address based on a comparison between the physical address and data corresponding to the physical address in the buffer” does not have sufficient support in the specification. The specification discloses mapped data in the HPB sub-area in the host performance booster 701 is valid or not in paragraph [0051] for Fig 8, it also discloses whether mapped data in host performance booster is valid or not but not based on a comparison between the physical address and data corresponding to the physical address in the buffer. Claim 1,10 and 18 are therefore rejected under 35 U.S.C. 112 (pre-AIA ), first paragraph as failing to comply with the written description requirement. Dependent claims 2-9, 11-17 and 19-20 are rejected based on their dependency on rejected claims 1,10 and 18. Allowable Subject Matter Claims 1,10 and 18 would be allowable if the 112(a) rejection set forth above is overcome. Examiner has conducted update search and given considerations to applicants arguments and/or requests. The prior art does not teach “after restoration of the data related to the host performance boost mode to the first memory area, send the data related to the host performance boost mode to the host, wherein the data related to the host performance boost mode includes an indication of validity of the physical address based on a comparison between the physical address and data corresponding to the physical address in the buffer” - limitations of claim 1,10 and 18. LEE et al. (US 20230142174 A1) in view of Agarwal et al. (US 11698751 B2) do teach host memory buffer with performance boost mode in power saving operation and exiting the power saving mode by transitioning power state mode, but do not teach after restoration of the data in power transition which is related to the host performance boost mode, send the data related to the host performance boost mode to the host, wherein the data related to the host performance boost mode includes an indication of validity of the physical address based on a comparison between the physical address and data corresponding to the physical address in the buffer. Response to Arguments Applicant’s arguments are directed to the rejection set forth in the 10/29/25 office action. Since then, applicants have amended claims 1,10 and 18. However, in the current action, Claim(s) 1,10 and 18 have been rejected under 35 U.S.C. 112(a) as failing to comply with the written description requirement. Claims 1,10 and 18 would be allowed if the 35 USC 112(a) rejection is overcome. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SUBIR K CHOWDHURY whose telephone number is (703)756-1207. The examiner can normally be reached Monday-Friday 8:30 - 5:00 CST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Hosain Alam can be reached at (571)-272-3978. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /S.K.C./Examiner, Art Unit 2132 /HOSAIN T ALAM/Supervisory Patent Examiner, Art Unit 2132
Read full office action

Prosecution Timeline

Mar 14, 2024
Application Filed
May 13, 2025
Non-Final Rejection — §112
Jul 23, 2025
Applicant Interview (Telephonic)
Jul 23, 2025
Examiner Interview Summary
Aug 14, 2025
Response Filed
Aug 27, 2025
Final Rejection — §112
Oct 02, 2025
Interview Requested
Oct 21, 2025
Examiner Interview Summary
Oct 21, 2025
Applicant Interview (Telephonic)
Oct 29, 2025
Response after Non-Final Action
Nov 06, 2025
Request for Continued Examination
Nov 14, 2025
Response after Non-Final Action
Jan 13, 2026
Non-Final Rejection — §112
Mar 25, 2026
Interview Requested
Apr 02, 2026
Applicant Interview (Telephonic)
Apr 02, 2026
Examiner Interview Summary

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12566564
EFFICIENT USAGE OF REDUNDANT COLUMNS IN FLASH MEMORY
2y 5m to grant Granted Mar 03, 2026
Patent 12535967
BUFFERING DEVICE AND CONTROL METHOD THEREOF
2y 5m to grant Granted Jan 27, 2026
Patent 12524168
NON-VOLATILE MEMORY DEVICE AND STORAGE DEVICE
2y 5m to grant Granted Jan 13, 2026
Patent 12524157
STRUCTURED DATA FILTERING IN MEMORY DEVICES
2y 5m to grant Granted Jan 13, 2026
Patent 12504884
SERVICE LIFETIME MONITORING AND EARLY WARNING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT
2y 5m to grant Granted Dec 23, 2025
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
83%
Grant Probability
98%
With Interview (+15.9%)
2y 3m
Median Time to Grant
High
PTA Risk
Based on 23 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month