Prosecution Insights
Last updated: October 02, 2026
Application No. 18/609,659

Object-Oriented Memory

Non-Final OA §101§DOUBLEPATENT
Filed
Mar 19, 2024
Priority
Jul 29, 2019 — provisional 62/879,795 +1 more
Examiner
WAI, ERIC CHARLES
Art Unit
2195
Tech Center
2100 — Computer Architecture & Software
Assignee
Marvell Asia Pte. Ltd.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
1y 2m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
541 granted / 659 resolved
+27.1% vs TC avg
Strong +27% interview lift
Without
With
+27.3%
Interview Lift
resolved cases with interview
Typical timeline
3y 8m
Avg Prosecution
20 currently pending
Career history
685
Total Applications
across all art units

Statute-Specific Performance

§101
14.4%
-25.6% vs TC avg
§103
52.2%
+12.2% vs TC avg
§102
10.1%
-29.9% vs TC avg
§112
15.2%
-24.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 659 resolved cases

Office Action

§101 §DOUBLEPATENT
DETAILED ACTION Claims 1-30 are presented for examination. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-30 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 1-30 of U.S. Patent No. 11,966,780 (hereinafter ‘780). Although the conflicting claims are not identical, they are not patentably distinct from each other because Claims 1-30 of the instant application define an obvious variation of the invention claimed in ‘780. It is noted that the instant application is a later-filed continuation of ‘780. Claims 1-30 of ‘780 contain every element of Claims 1-30 of the instant application and thus anticipate the claims of the instant application. Claims of the instant application therefore are not patentably distinct from the earlier patent claims and as such are unpatentable for obviousness-type double patenting. A later application claim is not patentably distinct from an earlier claim if the later claim is anticipated by the earlier claim. For example, Claims 1, 21-24, and 26-30 of ‘780 as shown in the tables below contain every element of Claims 1, 21-24, and 26-30 of the instant application and as such anticipate Claims 1, 21-24, and 26-30 of the instant application. Claims 1, 21-24, and 26-30 of the instant application is shown in the table below with Claims 1, 21-24, and 26-30 of ‘780 with the differences boldfaced for the Applicant's convenience. Claim 1 of Instant Application Claim 1 of US Pat No. 11,966,780 An object-oriented memory device including: a hardware controller configured to An object-oriented memory device including: at least one physical memory; and a hardware controller coupled intra the object-oriented memory device to the at least one physical memory and configured to (i) decode an object-oriented message received from a hardware client of the object-oriented memory device and (i) decode an object-oriented message received from a hardware client of the object-oriented memory device and (ii) perform an action for the hardware client based on the object-oriented message received and decoded, (ii) perform an action for the hardware client based on the object-oriented message received and decoded, the object-oriented message associated with an object, the action associated with the object. the object-oriented message associated with an object instantiated or to-be-instantiated in the at least one physical memory, the action associated with the object. Claim 21 of Instant Application Claim 21 of US Pat No. 11,966,780 An object-oriented memory device comprising: An object-oriented memory device comprising: a hardware controller configured to communicate with at least one hardware client based on object-oriented message transactions, at least one physical memory; and a hardware controller coupled intra the object-oriented memory device to the at least one physical memory and configured to communicate with at least one hardware client based on object-oriented message transactions, the object-oriented message transactions enabling the at least one hardware client to read and write data to at least one physical memory in lieu of address-data based memory read and write transactions. the object-oriented message transactions enabling the at least one hardware client to read and write data to the at least one physical memory in lieu of address-data based memory read and write transactions. Claim 22 of Instant Application Claim 22 of US Pat No. 11,966,780 A cache device comprising: A cache device comprising: a hardware controller configured to communicate with at least one hardware client based on object-oriented message transactions associated with a cache object, at least one physical memory; and a hardware controller coupled intra the cache device to the at least one physical memory and configured to communicate with at least one hardware client based on object-oriented message transactions associated with a cache object instantiated in the at least one physical memory, the hardware controller further configured to notify a given hardware client of the at least one hardware client in an event the given hardware client has subscribed to the cache object and the cache object has been invalidated by another hardware client of the at least one hardware client, the hardware controller further configured to notify a given hardware client of the at least one hardware client in an event the given hardware client has subscribed to the cache object and the cache object has been invalidated by another hardware client of the at least one hardware client, the notifying including transmitting an object-oriented message associated with the cache object. the notifying including transmitting an object-oriented message associated with the cache object. Claim 23 of Instant Application Claim 23 of US Pat No. 11,966,780 A distributed cache comprising: A distributed cache comprising: a hardware controller configured to communicate with a plurality of hardware clients based on object-oriented message transactions associated with a plurality of cache objects, at least one physical memory; and a hardware controller coupled intra the distributed cache to the at least one physical memory and configured to communicate with a plurality of hardware clients based on object-oriented message transactions associated with a plurality of cache objects instantiated in the at least one physical memory, the hardware controller further configured to update a copy of data in the plurality of cache objects to replicate a change made to a given copy of the data in a given cache object of the plurality of cache objects and to broadcast a notification of the change to each hardware client of the plurality of hardware clients that is subscribed to a respective cache object of the plurality of cache objects, the hardware controller further configured to update a copy of data in the plurality of cache objects to replicate a change made to a given copy of the data in a given cache object of the plurality of cache objects and to broadcast a notification of the change to each hardware client of the plurality of hardware clients that is subscribed to a respective cache object of the plurality of cache objects, wherein the notification is an object-oriented message that is associated with the respective cache object. wherein the notification is an object-oriented message that is associated with the respective cache object. Claim 24 of Instant Application Claim 24 of US Pat No. 11,966,780 An object-oriented memory device including: An object-oriented memory device including: a hardware controller configured to preprocess at least one physical memory to create an object-oriented virtual machine that handles object-oriented messages as native memory read and write requests to the at least one physical memory, at least one physical memory; and a hardware controller configured to preprocess the at least one physical memory to create an object-oriented virtual machine that handles object-oriented messages as native memory read and write requests to the at least one physical memory, the hardware controller including a codec, the codec configured to intercept at least one memory read or write request, encoded as an object-oriented message, and decode the object-oriented message into a respective native memory read or write request to be implemented by the virtual machine created. the hardware controller including a codec, the codec configured to intercept at least one memory read or write request, encoded as an object-oriented message, and decode the object-oriented message into a respective native memory read or write request to be implemented by the virtual machine created. Claim 26 of Instant Application Claim 26 of US Pat No. 11,966,780 An apparatus comprising: A method comprising: means for decoding an object-oriented message received from a hardware client; and decoding, at an object-oriented memory device, an object-oriented message received from a hardware client of the object-oriented memory device; and means for performing an action, the action performed for the hardware client based on the object-oriented message received and decoded, performing an action, intra the object-oriented memory device, the action performed for the hardware client based on the object-oriented message received and decoded, the object-oriented message associated with an object, the action associated with the object. the object-oriented message associated with an object instantiated or to-be-instantiated in at least one physical memory of the object-oriented memory device, the action associated with the object. Claim 27 of Instant Application Claim 27 of US Pat No. 11,966,780 An apparatus comprising: A method comprising: means for communicating with at least one hardware client based on object-oriented message transactions; and communicating, by an object-oriented memory device, with at least one hardware client based on object-oriented message transactions, the object-oriented memory device including at least one physical memory; and means for enabling the at least one hardware client to read and write data to at least one physical memory based on object-oriented message transactions in lieu of address-data based memory read and write transactions. enabling the at least one hardware client to read and write data to the at least one physical memory based on object-oriented message transactions in lieu of address-data based memory read and write transactions. Claim 28 of Instant Application Claim 28 of US Pat No. 11,966,780 An apparatus comprising: A method comprising: means for communicating with at least one hardware client based on object-oriented message transactions associated with a cache object; and communicating, by an object-oriented memory device, with at least one hardware client based on object-oriented message transactions associated with a cache object instantiated in at least one physical memory of the object-oriented memory device; and means for notifying a given hardware client of the at least one hardware client in an event the given hardware client has subscribed to the cache object and the cache object has been invalidated by another hardware client of the at least one hardware client, notifying, by the object-oriented memory device, a given hardware client of the at least one hardware client in an event the given hardware client has subscribed to the cache object and the cache object has been invalidated by another hardware client of the at least one hardware client, the notifying including transmitting an object-oriented message associated with the cache object. the notifying including transmitting an object-oriented message associated with the cache object. Claim 29 of Instant Application Claim 29 of US Pat No. 11,966,780 An apparatus comprising: A method comprising: means for communicating with at least one hardware client based on object-oriented message transactions associated with a plurality of cache objects; communicating, by an object-oriented memory device, with at least one hardware client based on object-oriented message transactions associated with a plurality of cache objects instantiated in at least one physical memory of the object-oriented cache device; means for updating a copy of data in the plurality of cache objects, the updating including replicating a change made to a given copy of the data in a given cache object of the plurality of cache objects; updating a copy of data in the plurality of cache objects, the updating including replicating a change made to a given copy of the data in a given cache object of the plurality of cache objects; and and means for broadcasting a notification of the change to each hardware client of the plurality of hardware clients that is subscribed to a respective cache object of the plurality of cache objects, wherein the notification is an object-oriented message that is associated with the respective cache object. wherein the notification is an object-oriented message that is associated with the respective cache object. Claim 30 of Instant Application Claim 30 of US Pat No. 11,966,780 An apparatus comprising: A method comprising: means for preprocessing at least one physical memory of an object-oriented memory device to create an object-oriented virtual machine that handles object-oriented messages as native memory read and write requests to the at least one physical memory; preprocessing at least one physical memory of an object-oriented memory device to create an object-oriented virtual machine that handles object-oriented messages as native memory read and write requests to the at least one physical memory; mean for intercepting at least one memory read or write request, encoded as an object-oriented message; and intercepting at least one memory read or write request, encoded as an object-oriented message; and means for decoding the object-oriented message into a respective native memory read or write request to be implemented by the virtual machine created. decoding the object-oriented message into a respective native memory read or write request to be implemented by the virtual machine created. Claim Rejections - 35 USC § 101 35 U.S.C. 101 reads as follows: Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title. Claims 26-30 are rejected under 35 U.S.C. 101. Even though Applicant has invoked the rebuttable presumption that 35 USC 112, 6th paragraph applies in the claim interpretation of the "means for," corresponding "structure” in the disclosure is not automatically and inherently limited to hardware-inclusive embodiments. It is entirely possible for the corresponding disclosed “means” to cover an embodiment of software alone. Use of the word “appartus” does not inherently mean that the claim is directed to a machine. Only if at least one of the claimed elements of the system is a physical part of a device can the system as claimed constitute part of a device or a combination of devices to be a machine within the meaning of 101. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chacko et al. (US PG Pub No. 2007/0061820 A1) teaches an object request broker that receives an incoming message with a header and body in GIOP format; an external ORB element converts/decodes the header to identify the target object, and internal ORB element processes the message body to perform the corresponding action for that target. Watte (US Pat No. 9,578,081) teaches a system for providing an actively invalidated client-side network resource cache where clients subscribes to a queue tied to a data identifier, server signals invalidation, and queueing system conveys the invalidation to subscribed clients Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERIC C WAI whose telephone number is (571)270-1012. The examiner can normally be reached Monday - Friday 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Aimee Li can be reached at (571) 272-4169. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Eric C Wai/Primary Examiner, Art Unit 2195
Read full office action

Prosecution Timeline

Mar 19, 2024
Application Filed
Apr 29, 2024
Response after Non-Final Action
Jul 09, 2024
Response after Non-Final Action
Feb 26, 2025
Response after Non-Final Action
Aug 11, 2026
Non-Final Rejection mailed — §101, §DOUBLEPATENT (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12717622
GRAPHICS PROCESSING SYSTEMS
2y 10m to grant Granted Aug 25, 2026
Patent 12710998
LATENCY AND DEPENDENCY-AWARE TASK SCHEDULING WORKLOADS ON MULTICORE PLATFORMS USING FOR ENERGY EFFICIENCY
4y 8m to grant Granted Aug 18, 2026
Patent 12675317
SYSTEM AND METHOD FOR PREDICTION OF JOB TIMES WITHIN AN ANALYTICS ENVIRONMENT
4y 4m to grant Granted Jul 07, 2026
Patent 12675499
ONTOLOGY DRIVEN DATA SYNCHRONIZATION MECHANISM
3y 5m to grant Granted Jul 07, 2026
Patent 12639093
VIRTUALIZATION METHOD, DEVICE, BOARD CARD AND COMPUTER-READABLE STORAGE MEDIUM
3y 9m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+27.3%)
3y 8m (~1y 2m remaining)
Median Time to Grant
Low
PTA Risk
Based on 659 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month