Prosecution Insights
Last updated: May 29, 2026
Application No. 18/619,736

ON-CHIP COLLECTIVE OPERATIONS

Non-Final OA §103
Filed
Mar 28, 2024
Examiner
HASSAN, AURANGZEB
Art Unit
2184
Tech Center
2100 — Computer Architecture & Software
Assignee
Advanced Micro Devices, Inc.
OA Round
3 (Non-Final)
80%
Grant Probability
Favorable
3-4
OA Rounds
8m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 80% — above average
80%
Career Allowance Rate
613 granted / 765 resolved
+25.1% vs TC avg
Strong +17% interview lift
Without
With
+17.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
13 currently pending
Career history
785
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
69.7%
+29.7% vs TC avg
§102
24.5%
-15.5% vs TC avg
§112
0.4%
-39.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 765 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status 1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/6/26 has been entered. Claim Rejections - 35 USC § 103 3. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. 4. Claims 1, 2, 8, 9, 15, and 16 are rejected under 35 U.S.C. 103 as being unpatentable over Gittins (US Publication Number 2018/0129620) in view of Solihin (US Publication Number 2014/0281058). 5. As per claims 1, 8, 15, Gittins teaches an integrated circuit, method, and system comprising: a plurality of buffers configured to store data (plurality of buffers, paragraph 43), wherein each of the plurality of buffers (associated with MMU, paragraphs 43 and 97) is assigned to an address space of a plurality of address spaces (associated address space, paragraphs 44); and a direct memory access circuit (PDMA unit, paragraphs 8 and 55) is configured to generate a first memory request to retrieve first data from system memory (paragraphs 59, memory store request access). Gittins does not appear to explicitly disclose a system memory different from the plurality of buffers; circuitry configured to cause the first data received from the system memory to be stored in a first buffer of the plurality of buffers, wherein the first buffer is identified based on an address space assigned to the first buffer including a target address of the first memory request. However, Solihin discloses a system memory different from the plurality of buffers (150/154 different memory, figure 2); circuitry (162, figure 2) configured to cause the first data received from the system memory to be stored in a first buffer of the plurality of buffers (paragraphs 21 and 22), wherein the first buffer is identified (application identifier 122, figure 2, paragraph 22) based on an address space assigned to the first buffer including a target address of the first memory request (mapped region 156 comprised of 124/126, figure 2, paragraphs 21 – 24). Gittins and Solihin are analogous art because they are from the same field of endeavor of request handling. It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention, having the teachings of Gittins and Solihin before him or her, to modify the memory subsystem of Gittins to include the structured memory architecture of Solihin because it would allow for more identifiable mapping. One of ordinary skill would be motivated to make such modification in order to enhance coherence in a memory system (paragraph 2). Therefore, it would have been obvious to combine Solihin with Gittin to obtain the invention as specified in the instant claims. 6. Gittins modified by the teachings of Solihin as seen in claim 1 above, as per claims 2, 9, 16, Gittins teaches an integrated circuit, method, and system, further comprising a plurality of processing circuits, each configured to generate memory requests targeting data stored in any of the plurality of buffers (plurality of processors, paragraph 11, buffer targets, paragraphs 56 – 61). Allowable Subject Matter 7. Claims 3 - 7, 10 - 14, 17-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Response to Arguments 8. Applicant’s arguments with respect to claims 1 – 20 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument in view of Solihin. Conclusion 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Ito/Kaminski/Ginzburg/Strongin has teachings of memory management and addressing. Any inquiry concerning this communication or earlier communications from the examiner should be directed to AURANGZEB HASSAN whose telephone number is (571)272-8625. The examiner can normally be reached 7 AM to 3 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Henry Tsai can be reached at 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. AH /HENRY TSAI/Supervisory Patent Examiner, Art Unit 2184
Read full office action

Prosecution Timeline

Show 1 earlier event
Nov 07, 2024
Response after Non-Final Action
Dec 10, 2024
Response after Non-Final Action
Jun 04, 2025
Non-Final Rejection mailed — §103
Sep 04, 2025
Response Filed
Dec 18, 2025
Final Rejection mailed — §103
Apr 06, 2026
Request for Continued Examination
Apr 09, 2026
Response after Non-Final Action
May 06, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12639247
TDISP SUPPORT IN A FPGA-EMBEDDED DEVICE
2y 4m to grant Granted May 26, 2026
Patent 12625768
PROMOTING A PREVIOUS VERSION TO ROLL BACK A DATA OBJECT
1y 8m to grant Granted May 12, 2026
Patent 12615209
INTER-CHIPLET ROUTING OF TRANSACTIONS ACROSS MULTI-HETEROGENEOUS CHIPLETS USING HIERARCHICAL ADDRESSING
3y 7m to grant Granted Apr 28, 2026
Patent 12608654
MEMORY DEVICE HIGH-SPEED INTERFACE TRAINING
2y 3m to grant Granted Apr 21, 2026
Patent 12591535
STREAM-BASED MODULAR AND SCALABLE HW ACCELERATOR SUB-SYSTEM WITH DESIGN-TIME PARAMETRIC RECONFIGURABLE NPU CORES
2y 3m to grant Granted Mar 31, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
80%
Grant Probability
97%
With Interview (+17.2%)
2y 11m (~8m remaining)
Median Time to Grant
High
PTA Risk
Based on 765 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month