Prosecution Insights
Last updated: April 19, 2026
Application No. 18/629,768

SAFETY INTERLOCK FOR INSTRUMENTS AND SYSTEMS

Non-Final OA §112
Filed
Apr 08, 2024
Examiner
NGUYEN, VINH P
Art Unit
2858
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Keithley Instruments LLC
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
2y 5m
To Grant
99%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allow Rate
1169 granted / 1355 resolved
+18.3% vs TC avg
Strong +16% interview lift
Without
With
+16.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
23 currently pending
Career history
1378
Total Applications
across all art units

Statute-Specific Performance

§101
3.4%
-36.6% vs TC avg
§103
45.8%
+5.8% vs TC avg
§102
8.6%
-31.4% vs TC avg
§112
24.7%
-15.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1355 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Drawings The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the feature of “user system”, “one or more high voltage sources”, “an interlock pathway between the test and measurement instrument and a user system” and “the test and measurement instrument” as recited in claim 1, the feature of “an interface to a user system” as recited in claim 6, the feature of “an internal interlock relay” as recited in claim 13, the feature of “a user circuit” as recited in claim 14 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections - 35 USC § 112 5. The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. 6. Claims 1-19 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. As to claim 1, “check wiring of an interlock pathway between the test and measurement instrument and a user system” (recited in paragraph # 0048 of the specification) do not provide sufficient details showing how this check wiring of an interlock pathway is performed and what type of the electrical signals are obtained. As to claim 2, “a module interlock test” (recited in paragraph# 0049), ”user path test” (recited in paragraphs# 0039,0049,0050,0063,0065 of the specification) ,” an internal interlock test” (recited in paragraphs#0049,0063,0065) and ” an internal supply and path test” (recited in paragraphs#0049,0063) do not provide sufficient details showing how these tests are performed and what type of the electrical signals are obtained. In claim 8, “first interlock return test on an interlock return contact” and “second interlock return test on an interlock return contact” ( recited in paragraph#0055 of the specification) do not provide sufficient details showing how these tests are performed and what type of the electrical signals are obtained. In claim 12, “first test on a first module interlock on one module of the one or more module” and” second test on a first module interlock on one module of the one or more modules” (recited in paragraph#0052 of the specification) do not provide sufficient details showing how these tests are performed and what type of the electrical signals are obtained. In claim 14, “a user drive internal interlock relay test” (recited in paragraphs#0061-0062) and “full power test” (recited in paragraph#0061 of the specification) do not provide sufficient details showing how these tests are performed and what type of the electrical signals are obtained. In claim 16, “a module interlock test” (recited in paragraphs # 0049-0050,0063,0065), “an internal interlock test” (recited in paragraphs#0049-0050,0063,0065 of the specification),” an internal supply and path test” (recited in paragraphs 0049,0063 of the specification) do not provide sufficient details showing how these tests are performed and what type of the electrical signals are obtained. The dependent claims not specifically addressed share the same indefiniteness as they depend directly or indirectly from rejected base claims. 7. Claims 1-15 and 17 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. In claim 1, it is unclear what “a user system” comprise of? which claimed elements are “without engaging any of the one or more high voltage sources”? It is also unclear how “the test and measurement instrument” and “a user system” are interrelated and associated with “one or more backplane double fault protected interlocks”, “a power signal” and “one or more slots”, therefore, the performance of “check wiring of an interlock pathway between the test and measurement instrument and a user system” is unclear. It appears that the scope of the claim is incomplete. Claim 1 recites the limitation " the test and measurement instrument” lines 12-13 There is insufficient antecedent basis for this limitation in the claim. In claim 5, it is unclear what “the first interlock” comprises of. Claim 5 recited “the first interlock” lines 4. There is insufficient antecedent basis for this limitation in the claim. In claim 6, it is unclear what “an interface to a user system” comprises of? Furthermore, it is unclear how “an interface to a user system” is interrelated and associated with “one or more backplane double fault protected interlocks”, “a power signal” and “one or more slots” as recited in claim 1 In claim 8, line 5, it is unclear which “the path” is referred to since there are “user path test”,” an internal supply and path test”? In claim 12, it is unclear what is meant by “enable the test and measurement system when the second module interlock passes the second test”? In claim 13, it is unclear what “an internal interlock relay” comprises of? Furthermore, it is unclear how “an internal interlock relay” is interrelated and associated with one or more backplane double fault protected interlocks”, “a power signal” and “one or more slots” as recited in claim 1? In claim 17, it is unclear which “the test” is referred to since there are a plurality of tests recited in claim 16? The dependent claims not specifically addressed share the same indefiniteness as they depend directly or indirectly from rejected base claims. Conclusion 8. Searches were performed and no prior art was found to meet the limitations of claims 1-19. However, these claims are not allowed due to their deficiencies as mentioned in the current office action. 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Scholer et al (Pat# 7,586,722) disclose High Voltage Interlock System And Control Strategy. Mayer et al (pat# 6,937,450) disclose Grounded Isolation System. Keese (Pat# 5,281,857) discloses Self-checking Interlock Control System. Kneip et al (Pat# 4,392,176) disclose Self-checking Safety Mat. Barnett (Pat# 5,870,317) discloses Remote And Proximal Interlock Testing Mechanisms And Testing Systems. 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINH P NGUYEN whose telephone number is (571)272-1964. The examiner can normally be reached M-F 6:00am-4:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Phan Huy can be reached on 571-272-7924. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VINH P NGUYEN/Primary Examiner, Art Unit 2858
Read full office action

Prosecution Timeline

Apr 08, 2024
Application Filed
Jan 27, 2026
Non-Final Rejection — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12601779
DETERMINING A BACK DRILLING DEPTH FOR A PRINTED CIRCUIT BOARD USING A PRINTED CIRCUIT BOARD TEST COUPON
2y 5m to grant Granted Apr 14, 2026
Patent 12591014
BATTERY MEASUREMENT METHOD AND APPARATUS FOR COMPLEX IMPEDANCE MEASUREMENT
2y 5m to grant Granted Mar 31, 2026
Patent 12591001
METHOD OF MONITORING A HEALTH STATE OF A POWER SEMICONDUCTOR DEVICE BY MONITORING INVERTER CASE TEMPERATURE DURING STEADY STATE LOADING
2y 5m to grant Granted Mar 31, 2026
Patent 12590993
ELECTRICAL DETECTION METHOD
2y 5m to grant Granted Mar 31, 2026
Patent 12584955
INTEGRATED CIRCUIT WITH ERROR DETECTION CIRCUIT FOR MONITORING CONNECTION WITH AN EXTERNAL COMPONENT
2y 5m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
99%
With Interview (+16.3%)
2y 5m
Median Time to Grant
Low
PTA Risk
Based on 1355 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month