Office Action Predictor
Last updated: April 16, 2026
Application No. 18/630,208

DYNAMICALLY ROUTING INPUT/OUTPUT COMMANDS

Final Rejection §103
Filed
Apr 09, 2024
Examiner
YU, HENRY W
Art Unit
2181
Tech Center
2100 — Computer Architecture & Software
Assignee
International Business Machines Corporation
OA Round
2 (Final)
69%
Grant Probability
Favorable
3-4
OA Rounds
3y 0m
To Grant
94%
With Interview

Examiner Intelligence

Grants 69% — above average
69%
Career Allow Rate
383 granted / 556 resolved
+13.9% vs TC avg
Strong +26% interview lift
Without
With
+25.5%
Interview Lift
resolved cases with interview
Typical timeline
3y 0m
Avg Prosecution
30 currently pending
Career history
586
Total Applications
across all art units

Statute-Specific Performance

§101
5.5%
-34.5% vs TC avg
§103
63.4%
+23.4% vs TC avg
§102
16.1%
-23.9% vs TC avg
§112
7.7%
-32.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 556 resolved cases

Office Action

§103
DETAILED ACTION INFORMATION CONCERNING RESPONSES Response to Amendment This Office Action is in response to applicant’s communication filed on November 21, 2025, in response to PTO Office Action mailed on August 21, 2025. The Applicant’s remarks and amendments to the claims and/or the specification were considered with the results that follow. In response to the last Office Action, claims 1, 8-9, and 16-17 have been amended. As a result, claims 1-20 are now pending in this application. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Due to Applicant’s amendments for claims 1-8 filed on November 21, 2025, the rejection based on 35 USC 101/112 has been withdrawn. Applicant's arguments filed on November 21, 2025, in response to PTO Office Action mailed on August 21, 2025, have been fully considered and are persuasive. Hence, the rejection has been withdrawn. However, upon further review a new ground of rejection has been made in view of Young (Patent Number US 8,155,518 B2). REJECTIONS BASED ON PRIOR ART Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action: (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made. Claims 1-2, 9-10, and 17-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over McLean et al. (Publication Number US 2013/0182575 A1) in view of Young (Patent Number US 8,155,518 B2). As per claim 1, McLean et al. discloses “A method performed an input/output (I/O controller of a computing system, the method comprising: receiving, by the I/O controller, an I/O command targeting a destination target (in the form of a user request; Paragraphs 0026 and 0031-0032).” McLean et al. discloses “selecting, by the I/O controller and from a plurality of paths to the destination target, a path based on power consumption and a command response time associated with the path (response time for file transfer and power consumption of the channels; Paragraph 0030).” McLean et al. discloses “and processing the I/O command on the selected path (selecting one of two channels; Paragraphs 0030).” However, McLean et al. does not disclose the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path.” Young discloses the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path (where a load balancer may be operable to monitor paths coupled to a host bus adapter and determine the speeds of the ports within the paths [Abstract, lines 2-8; FIG. 3]. Note that the load balancer monitors the ports on a host bus adaptor instead of exclusively the paths).” Before the effective filing date of the claimed invention it would have been obvious to a person of ordinary skill in the art to combine the elements of McLean et al. and Young to maximize throughput through load balancing among processing nodes [Column 2, lines 1-4]. As per claims 2, 10, and 18, McLean et al. discloses “The method of claim 1 (as disclosed by Mclean et al. and Young above), further comprising tracking, for a plurality of I/O commands and at each of the plurality of paths, the power consumption and the command response time (response time for file transfer and power consumption of the channels; [Paragraph 0030]. See also steps 72-86 in [FIG. 4]).” As per claim 9, McLean et al. discloses “A computing system comprising: a processor (processing device 50; FIG. 3).” McLean et al. discloses “memory (memory 52; FIG. 3).” McLean et al. discloses “and an input/output (I/O) controller for controlling I/O operations from the computing system, the I/O controller configured to: receive an I/O command targeting a destination target (in the form of a user request; Paragraphs 0026 and 0031-0032).” McLean et al. discloses “select, from a plurality of paths to the destination target, a path based on power consumption and a command response time associated with the path (response time for file transfer and power consumption of the channels; Paragraph 0030).” McLean et al. discloses “and process the I/O command on the selected path (selecting one of two channels; Paragraphs 0030).” However, McLean et al. does not disclose the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path.” Young discloses the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path (where a load balancer may be operable to monitor paths coupled to a host bus adapter and determine the speeds of the ports within the paths [Abstract, lines 2-8; FIG. 3]. Note that the load balancer monitors the ports on a host bus adaptor instead of exclusively the paths).” Before the effective filing date of the claimed invention it would have been obvious to a person of ordinary skill in the art to combine the elements of McLean et al. and Young to maximize throughput through load balancing among processing nodes [Column 2, lines 1-4]. As per claim 17, McLean et al. discloses “A computer program product comprising a computer readable storage medium and computer program instructions stored therein that, when executed, are configured to: receive an input/output (I/O) command targeting a destination target (in the form of a user request; Paragraphs 0026 and 0031-0032).” McLean et al. discloses “select, from a plurality of paths to the destination target, a path based on power consumption and a command response time associated with the path (response time for file transfer and power consumption of the channels; Paragraph 0030).” McLean et al. discloses “and process the I/O command on the selected path (selecting one of two channels; Paragraphs 0030).” However, McLean et al. does not disclose the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path.” Young discloses the ranking of a path/channel is based on a connected adaptor as disclosed in the limitation “wherein the power consumption is based on an amount of power consumed by an adapter, of the computing system, associated with the path (where a load balancer may be operable to monitor paths coupled to a host bus adapter and determine the speeds of the ports within the paths [Abstract, lines 2-8; FIG. 3]. Note that the load balancer monitors the ports on a host bus adaptor instead of exclusively the paths).” Before the effective filing date of the claimed invention it would have been obvious to a person of ordinary skill in the art to combine the elements of McLean et al. and Young to maximize throughput through load balancing among processing nodes [Column 2, lines 1-4]. Claims 3-8, 11-16, and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over McLean et al. (Publication Number US 2013/0182575 A1) and Young (Patent Number US 8,155,518 B2) in view of Egner et al. (Publication Number US 2018/0167825 A1). As per claims 3, 11, and 19, McLean et al. discloses “The method of claim 2 (as disclosed by Mclean et al. and Young above).” However, McLean et al. does not explicitly disclose the ranking as disclosed in the limitation “further comprising ranking each of the plurality of paths based on the tracked power consumption and the tracked command response time associated with each path.” Egner et al. discloses the ranking as disclosed in the limitation “further comprising ranking each of the plurality of paths based on the tracked power consumption and the tracked command response time associated with each path (list of ranked…links available that meet a minimum sufficient level of criteria QoS and power consumption; Paragraphs 0107 and 0122).” McLean et al. and Egner et al. are analogous art in that they in the field of path selection and device connections. Before the effective filing date of the claimed invention it would have been obvious to a person of ordinary skill in the art to combine the elements of McLean et al. and Young with elements of Egner et al. in order to ensure quality of communications particularly in environments that are subject to high interference and collision [Paragraph 0081]. As per claims 4, 12, and 20, Egner et al. discloses “The method of claim 3 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein selecting the path includes selecting a highest ranked path (Paragraph 0109).” As per claims 5 and 13, Egner et al. discloses “The method of claim 3 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein a path of the plurality of paths is not ranked if the command response time associated with the path is greater than a threshold (recommendations may be altered when selections exceed the threshold for a link; Paragraph 0103).” As per claims 6 and 14, Egner et al. discloses “The method of claim 3 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein a ranking of a path is increased based on a utilization rate of the path (link profiles stored here may include end-user profile data measured by the processor during… link usage; Paragraph 0028).” As per claim 7, McLean et al. discloses “The method of claim 3 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein the ranking is performed periodically (steps 113 to 126; FIG. 5B).” As per claim 8, McLean et al. discloses “The method of claim 3 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein the ranking is performed for each received I/O command (step 84 to 86 [FIG. 4]. Steps 113 to 126; FIG. 5B).” Egner et al. discloses “wherein ranking each of the plurality of paths comprises: dynamically adjusting a ranking of the path based on changes to the command response time associated with the path, wherein the changes are based on the path being selected for one or more I/O commands (list of ranked…links available that meet a minimum sufficient level of criteria QoS and power consumption; Paragraphs 0107 and 0122), and wherein selecting the path comprises: selecting the path based on a threshold of usage (list of ranked…links available that meet a minimum sufficient level of criteria QoS and power consumption; Paragraphs 0107 and 0122). As per claim 15, Egner et al. discloses “The computing system of claim 11 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein the tracked power consumption and the tracked command response time associated with each path are weighted differently during the ranking of each of the plurality of paths (list of ranked…links available that meet a minimum sufficient level of criteria QoS and power consumption; Paragraphs 0107 and 0122).” As per claim 16, Egner et al. discloses “The computing system of claim 15 (as disclosed by Mclean et al., Young, and Egner et al. above), wherein a weight of the tracked power consumption and a weight of the tracked command response time are each selectable by a user (override option available to a user; Paragraph 0087).” RELEVENT ART CITED BY THE EXAMINER The following prior art made of record and relied upon is citied to establish the level of skill in the applicant’s art and those arts considered reasonably pertinent to applicant’s disclosure. See MPEP 707.05(c). The following references teach data transfer as they pertain to path rankings as it relates to loads: U.S. PATENT NUMBERS: 5,790,529 – [Column 6, lines 28-45] 8,332,860 B1 – note the use of the word “tier” instead of “ranking” [Abstract; Column 11, lines 58-67 to Column 12, lines 1-2] CONCLUDING REMARKS Conclusions Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Henry Yu whose telephone number is (571)272-9779. The examiner can normally be reached Monday - Friday. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, IDRISS ALROBAYE can be reached at (571) 270-1023. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /H.W.Y/Examiner, Art Unit 2181 February 2, 2026 /IDRISS N ALROBAYE/Supervisory Patent Examiner, Art Unit 2181
Read full office action

Prosecution Timeline

Apr 09, 2024
Application Filed
Aug 08, 2025
Non-Final Rejection — §103
Nov 15, 2025
Interview Requested
Nov 21, 2025
Response Filed
Nov 21, 2025
Applicant Interview (Telephonic)
Nov 21, 2025
Examiner Interview Summary
Feb 02, 2026
Final Rejection — §103
Apr 01, 2026
Interview Requested
Apr 06, 2026
Response after Non-Final Action

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12579079
ACCESSING A SECONDARY SHARED RESOURCE USING VIRTUAL IDENTIFIERS
2y 5m to grant Granted Mar 17, 2026
Patent 12561271
COMPUTING SYSTEMS HAVING CONGESTION MONITORS THEREIN AND METHODS OF CONTROLLING OPERATION OF SAME
2y 5m to grant Granted Feb 24, 2026
Patent 12554615
DETERMINING A QUIESCE TIMEOUT FOR A CONTAINERIZED WORKLOAD
2y 5m to grant Granted Feb 17, 2026
Patent 12554670
Controlling Electrical Idle States in Retimer Outputs
2y 5m to grant Granted Feb 17, 2026
Patent 12541478
APPARATUS AND METHODS FOR CONFIGURING BASE ADDRESS REGISTERS
2y 5m to grant Granted Feb 03, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
69%
Grant Probability
94%
With Interview (+25.5%)
3y 0m
Median Time to Grant
Moderate
PTA Risk
Based on 556 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month