Prosecution Insights
Last updated: July 17, 2026
Application No. 18/651,249

PATTERNED DEEP TRENCH ISOLATION FOR PASSIVE DEVICES

Non-Final OA §102§103
Filed
Apr 30, 2024
Examiner
KUSUMAKAR, KAREN M
Art Unit
Tech Center
Assignee
NXP Semiconductors N.V.
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
838 granted / 962 resolved
+27.1% vs TC avg
Moderate +10% lift
Without
With
+9.8%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
23 currently pending
Career history
983
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
54.9%
+14.9% vs TC avg
§102
41.2%
+1.2% vs TC avg
§112
1.1%
-38.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 962 resolved cases

Office Action

§102 §103
DETAILED ACTION Information Disclosure Statement The information disclosure statements (IDS) submitted on 4/30/24 and 9/11/25 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statements are being considered by the examiner. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-8 and 10-17 are rejected under 35 U.S.C. 102(a)(1) as anticipated by or, in the alternative, under 35 U.S.C. 103 as obvious over Moen (US 2018/0374842). As to claims 1 and 10, Moen teaches an electronic device and method of making said electronic device (300, fig. 3A), comprising: a semiconductor substrate (301, [0041]) having an upper surface (top surface), a lower surface (bottom surface), and a doped body portion (301) having a first conductivity type that is n-type or p-type that is disposed between the upper surface and the lower surface (p-type, [0041]); one or more electrically-insulating layers disposed above the upper surface (layer above the substrate containing transistors in regions 310, 330, and 340. although not shown, inherently it is there [0042] - [0045]); an electrically-conductive passive device fabricated above the one or more electrically-insulating layers that is separated from the body portion of the substrate by the one or more electrically-insulating layers [0041] "passive devices fabricated over the structure of FIG. 3A"); and a set of electrically-insulating isolation trenches (362-365) disposed beneath the passive device that extend from the upper surface of the substrate toward the lower surface of the substrate ([0043]); wherein the isolation trenches are disjoint from each other (fig. 3A). As to claims 2 and 11, Moen further teaches the passive device is configured to form part of a radio-frequency circuit with a predetermined operational frequency range; and wherein the isolation trenches are dimensioned and arranged to impede the generation of eddy currents in the semiconductor substrate in response to radio-frequency (RF) electrical currents flowing in the passive device within the predetermined operational frequency range ([0041]). As to claims 3, 4, 12, and 13, Moen further teaches the passive device is a spiral inductor or a transmission line ([0041]). As to claims 5, 6, 14, and 15, Moen further teaches each isolation trench is surrounded by an electrically-insulating material and filled with an electrically-conductive material ([0057], “each of deep trench isolation regions 361-367 is polysilicon encased with silicon dioxide”). As to claims 7 and 16, Moen further teaches a set of shallow trenches (352-355) formed in the upper surface of the substrate (fig. 3A); wherein each shallow trench surrounds a corresponding isolation trench; and wherein each shallow trench is filled with electrically-insulating material ([0043]). As to claims 8 and 17, Moen further teaches a first set of doped regions (n-epi 573-575) at the upper surface of the substrate having a first conductivity type (n-type) and a second set of doped regions (554-556) having a second conductivity type (p-type) opposite the first conductivity type (fig. 3B); wherein the first set (573-575) and the second set of doped regions (554-556) at the upper surface are disposed between the isolation trenches (361-365) and arranged such that each doped region having the first conductivity type (i.e. 573) is surrounded by two or more doped regions having the second conductivity type (i.e. 554 vertical part and 554 horizontal part, figs. 3A and 3B). Claim(s) 9 and 18 are rejected under 35 U.S.C. 103 as unpatentable over Moen (US 2018/0374842) in view of Kim (US 2018/0182747). As to claims 9 and 18, Moen does not teach a set of heavily-doped regions of the first conductivity type disposed beneath apexes of respective isolation trenches within the body portion of the substrate between the isolation trenches and the lower surface of the substrate; wherein the heavily-doped regions are disjoint from each other. However, in the same field of endeavor, Kim teaches a set of heavily-doped regions (551-554) of the first conductivity type disposed beneath apexes of respective isolation trenches (561-564) within the body portion of the substrate (11) between the isolation trenches and the lower surface of the substrate ([0072]); wherein the heavily-doped regions are disjoint from each other (fig. 5). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was filed to dope beneath the bottom of the trenches so as to capture noise components such as hole or electron carriers and to lower the electric field around the trench bottom portion of the deep trench ([0072]). Conclusion Any response to this Office Action should be faxed to (571) 273-8300 or mailed to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Hand-Delivered responses should be brought to: Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22313 Any inquiry concerning this communication or earlier communications from the examiner should be directed to KAREN M KUSUMAKAR whose telephone number is (571)270-3520. The examiner can normally be reached on Monday – Friday from 7:30a – 4:30p EST. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Fernando Toledo can be reached on 571-272-1867. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KAREN KUSUMAKAR/ Primary Examiner, Art Unit 2897 6/23/26
Read full office action

Prosecution Timeline

Apr 30, 2024
Application Filed
Jun 26, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685127
METHOD AND STRUCTURE OF FORMING BARRIER-LESS SKIP VIA WITH SUBTRACTIVE METAL PATTERNING
3y 8m to grant Granted Jul 14, 2026
Patent 12685132
ALUMINUM STRUCTURES
3y 4m to grant Granted Jul 14, 2026
Patent 12685143
SEMICONDUCTOR DEVICES INCLUDING AN AIR GAP ADJACENT TO AN INTERCONNECT STRUCTURE AND METHODS OF FORMING THE SAME
3y 3m to grant Granted Jul 14, 2026
Patent 12677654
TERRACED CONDUCTOR STRUCTURE FOR SEMICONDUCTOR DEVICES
3y 0m to grant Granted Jul 07, 2026
Patent 12677613
HEAT DISSIPATION FOR FIELD EFFECT TRANSISTORS
2y 6m to grant Granted Jul 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
97%
With Interview (+9.8%)
1y 11m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 962 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month