Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
DETAILED ACTION
Examiner cites particular columns or paragraphs, and line numbers in the references as applied to the claims below for the convenience of the applicant. Although the specified citations are representative of the teachings in the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested that, in preparing responses, the applicant fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the examiner.
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
Drawings
The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, “a cascade transmission module, comprising: a cascade transistor, wherein control terminal of the cascade transistor is electrically connected to the first node, an input terminal of the cascade transistor is electrically connected to the high-frequency clock signal terminal, and an output terminal of the cascade transistor is electrically connected to a cascade transmission output terminal of the gate driving circuit” in claim 10; “…an output terminal of the tenth transistor is electrically connected to the cascade transmission output terminal” in claim 11; and “the reset module further comprises a third reset transistor, a control terminal of the third reset transistor is configured to receive the reset control signal, an input terminal of the third reset transistor is electrically connected to the first voltage terminal, and an output terminal of the third reset transistor is electrically connected to the cascade transmission output terminal” in claim 12, must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.
Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
Claim Objections
Claim 8 is objected to because of the following informalities: the claim recites “a signal output terminal of the gate driving circuit” in lines 20-21, which appears to be “the signal output terminal of the gate driving circuit”. Appropriate correction is required.
Regarding claims 9-12, these claims are objected based on their dependence from claim 8.
Claim 20 is objected to because of the following informalities: the claim recites “a signal output terminal of the gate driving circuit” in lines 20-21, which appears to be “the signal output terminal of the gate driving circuit”. Appropriate correction is required.
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1-5 and 7-12 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Zhou et al. (CN 115798387 A), machine translation provided by the examiner and referenced throughout the rejection.
Regarding claim 1, Zhou discloses a gate driving circuit (see gate driving unit 10 in Fig. 1), comprising:
an inverting module, electrically connected to a first voltage terminal (regarding Fig. 1, see inverter 17 connected to low potential signal terminals VGL1/VGL2/VGL3, taken as the claimed first voltage terminal), a first node (see node Q[n] in Fig. 1), a second node (see node at a gate of transistor T53 in Fig. 1), and a third node (see node QB[n] in Fig. 1), configured to control a signal transmission between the first voltage terminal and the third node in response to a potential of the first node (inverter 17 is configured to control a signal transmission between e.g. terminal VGL1 and the node at the gate of transistor T53 in response to a potential of Q[n] applied to a gate of transistor T54, as shown in Fig. 1), and configured to control a signal transmission between a low-frequency clock signal terminal and the third node in response to a potential of the second node (inverter 17 is configured to control a signal transmission between a low frequency clock signal terminal LC and node QB[n] in response to a potential of the node at the gate of transistor T53, as shown in Fig. 1);
a pull-down holding module, electrically connected to the first voltage terminal, the first node, and the third node (see pull-down maintaining unit 14, connected e.g. to terminal VGL1, node Q[n] and node QB[n], as shown in Fig. 1), and configured to control a signal transmission between the first voltage terminal and the first node in response to a potential of the third node (pull-down maintaining unit 14 is configured to control a signal transmission between terminal VGL1 and node Q[n] in response to a potential of node QB[n] at gates of transistor T43A and T44A, as shown in Fig. 1); and
a pull-up control module, electrically connected to the first voltage terminal, the first node, and the second node (see pull-up control unit comprising transistors T11, T12, T52 and T56, connected to e.g. terminals VGL1/VGL2, node Q[n] and the node at the gate of transistor T53, as shown in Fig. 1), configured to pull up the potential of the first node in response to a pull-up control signal (regarding Figs. 1-2, when “terminal Cout-PU input high potential, the ninth transistor T11 and the tenth transistor T12 turn on” and “node Q[n] is pulled up to the high potential”; page 13, 5th paragraph), and configured to control a signal transmission between the first voltage terminal and the second node in response to the pull-up control signal (regarding Figs. 1-2, when node Q[n] is pulled up to the high potential and applied to a gate of transistor T52, a signal transmission between e.g. terminal VGL2 and the node at the gate of transistor T53 is controlled, in response to the signal at terminal Cout-PU (claimed pull-up control signal)),
wherein when the pull-up control module is configured to electrically connect the first voltage terminal and the second node in response to the pull-up control signal, the inverting module is configured to disconnect an electrical connection between the low-frequency clock signal terminal and the third node in response to the potential of the second node (regarding Figs. 1-2, when terminal VGL2 and the node at the gate of transistor T53 are connected in response to the signal at terminal Cout-PU, inverter 17 is configured to disconnect the low frequency clock signal terminal LC and node QB[n], by turning off transistor T53 in response to the low potential signal VGL2 applied to the gate of transistor T53 (the claimed second node) through transistor T52), the inverting module is also configured to control an electrical connection between the first voltage terminal and the third node in response to the potential of the first node (regarding Figs. 1-2, inverter 17 is also configured to control a connection between e.g. terminal VGL1 and node QB[n] in response to the potential of node Q[n] applied to the gate of transistor T54), and the pull-down holding module is configured to disconnect an electrical connection between the first voltage terminal and the first node in response to the potential of the third node (regarding Figs. 1-2, the pull-down maintaining unit 14 is configured to disconnect e.g. terminal VGL1 and Q[n] in response to the low potential signal VGL1 at QB[n] applied to the gates of transistors T43A and T44A).
Regarding claim 2, Zhou discloses all the claim limitations as applied above (see claim 1). In addition, Zhou discloses the pull-up control module comprises:
a first control unit, comprising a first transistor, wherein a control terminal of the first transistor is configured to receive the pull-up control signal, an input terminal of the first transistor is electrically connected to the control terminal of the first transistor, and an output terminal of the first transistor is electrically connected to the first node (see e.g. transistor T11 and/or transistor T12 in Fig. 1); and
a second control unit, comprising a second transistor, wherein a control terminal of the second transistor is configured to receive the pull-up control signal, an input terminal of the second transistor is electrically connected to the first voltage terminal, and an output terminal of the second transistor is electrically connected to the second node (see e.g. transistor T52 in Fig. 1).
Regarding claim 3, Zhou discloses all the claim limitations as applied above (see claim 2). In addition, Zhou discloses the inverting module comprises:
a third transistor, wherein a control terminal of the third transistor is electrically connected to the low-frequency clock signal terminal, an input terminal of the third transistor is electrically connected to the control terminal of the third transistor, and an output terminal of the third transistor is electrically connected to the second node (see e.g. transistor T51A and/or transistor T51B in Fig. 1);
a fourth transistor, wherein a control terminal of the fourth transistor is electrically connected to the second node, an input terminal of the fourth transistor is electrically connected to the low-frequency clock signal terminal, and an output terminal of the fourth transistor is electrically connected to the third node (see e.g. transistor T53 in Fig. 1);
a fifth transistor, wherein a control terminal of the fifth transistor is electrically connected to the first node, an input terminal of the fifth transistor is electrically connected to the first voltage terminal, and an output terminal of the fifth transistor is electrically connected to the second node (see e.g. transistor T52 in Fig. 1, also as the claimed fifth transistor); and
a sixth transistor, wherein a control terminal of the sixth transistor is electrically connected to the first node, an input terminal of the sixth transistor is electrically connected to the first voltage terminal, and an output terminal of the sixth transistor is electrically connected to the third node (see e.g. transistor T54 in Fig. 1).
Regarding claim 4, Zhou discloses all the claim limitations as applied above (see claim 3). In addition, Zhou discloses the pull-down holding module comprises:
a seventh transistor, wherein a control terminal of the seventh transistor is electrically connected to the third node, an input terminal of the seventh transistor is electrically connected to the first voltage terminal, and an output terminal of the seventh transistor is electrically connected to the first node (see e.g. transistor T43A and/or transistor T44A in Fig. 1).
Regarding claim 5, Zhou discloses all the claim limitations as applied above (see claim 4). In addition, Zhou discloses the pull-up control module further comprises:
a third control unit, comprising an eighth transistor, wherein a control terminal of the eighth transistor is configured to receive the pull-up control signal, an input terminal of the eighth transistor is electrically connected to the first voltage terminal, and an output terminal of the eighth transistor is electrically connected to the third node (see e.g. transistor T56 in Fig. 1).
Regarding claim 7, Zhou discloses all the claim limitations as applied above (see claim 1). In addition, Zhou discloses the pull-down holding module comprises a ninth transistor, a control terminal of the ninth transistor is electrically connected to the third node, an input terminal of the ninth transistor is electrically connected to the first voltage terminal, and an output terminal of the ninth transistor is electrically connected to a signal output terminal of the gate driving circuit (see the claimed pull-down holding module also comprising e.g. transistor T31A in Fig. 1).
Regarding claim 8, Zhou discloses all the claim limitations as applied above (see claim 1). In addition, Zhou discloses an output module, comprising an output transistor and a first capacitor (see transistors T21 and/or T22, and capacitors C1 and/or C2 in Fig. 1), wherein a control terminal of the output transistor is electrically connected to the first node (see gate of transistors T1 and/or T22 connected to node Q[n] in Fig. 1), an input terminal of the output transistor is electrically connected to a high-frequency clock signal terminal, and an output terminal of the output transistor is electrically connected to a signal output terminal of the gate driving circuit (see terminals of transistors T21 and/or T22 connected to clock signal terminals Cka and/or CKb and to terminals Cout[n] and/or WR[n], as shown in Fig. 1), and the first capacitor is in series between the first node and the signal output terminal (see capacitors C1 and/or C2 in series with node Q[n] and terminals Cout[n] and/or WR[n], as shown in Fig. 1);
a pull-down control module, comprising a first pull-down transistor, wherein a control terminal of the first pull-down transistor is configured to receive a pull-down control signal, an input terminal of the first pull-down transistor is electrically connected to the first voltage terminal, and an output terminal of the first pull-down transistor is electrically connected to the first node (see e.g. pull-down unit 13 comprising transistor T42 with its gate receiving a signal from Cout-PD, its input terminal connected to low potential signal terminal VGL1, and its output terminal connected to node Q[n], as shown in Fig. 1); and
a reset module, comprising a first reset transistor and a second reset transistor, wherein a control terminal of the first reset transistor and a control terminal of the second reset transistor are configured to receive a reset control signal (see reset unit 16 in Fig. 1 including transistors T46 and T45 which receive a reset signal at VST at their gate terminals), an input terminal of the first reset transistor and an input terminal of the second reset transistor are electrically connected to the first voltage terminal (input terminals of transistors T46 and T45 connected to terminal VGL3, as shown in Fig. 1), an output terminal of the first reset transistor is electrically connected to the first node (e.g., output terminal of transistor T46 is connected to node Q[n] through transistor T45, as shown in Fig. 1), and an output terminal of the second reset transistor is electrically connected to a signal output terminal of the gate driving circuit (e.g., output terminal of transistor T45 is connected to Cout[n] through capacitor C1 and to WR[n] through C2, as shown in Fig. 1).
Regarding claim 9, Zhou discloses all the claim limitations as applied above (see claim 8). In addition, Zhou discloses the pull-down control module comprises a second pull-down transistor, a control terminal of the second pull-down transistor is configured to receive the pulldown control signal, an input terminal of the second pull-down transistor electrically connected to the first voltage terminal, and an output terminal of the second pull-down transistor is electrically connected to the signal output terminal (see e.g. pull-down unit 13 comprising transistor T41 with its gate receiving the signal from Cout-PD, its input terminal connected to low potential signal terminal VGL1 through transistor T42, and its output terminal connected to Cout[n], as shown in Fig. 1).
Regarding claim 10, Zhou discloses all the claim limitations as applied above (see claim 8). In addition, Zhou discloses a cascade transmission module, comprising:
a cascade transistor, wherein control terminal of the cascade transistor is electrically connected to the first node, an input terminal of the cascade transistor is electrically connected to the high-frequency clock signal terminal, and an output terminal of the cascade transistor is electrically connected to a cascade transmission output terminal of the gate driving circuit (see e.g. transistors T21 and/or T22, also as the claimed cascade transistor(s), with control terminals connected to node Q[n], input terminals connected to clock signal terminals Cka and/or CKb and output terminals connected to Cout[n] and/or WR[n], as shown in Fig. 1, based on the broadest interpretation of the claimed limitations).
Regarding claim 11, Zhou discloses all the claim limitations as applied above (see claim 10). In addition, Zhou discloses the pull-down holding module further comprises a tenth transistor, a control terminal of the tenth transistor is electrically connected to the third node, an input terminal of the tenth transistor is electrically connected to the first voltage terminal, and an output terminal of the tenth transistor is electrically connected to the cascade transmission output terminal (see the claimed pull-down holding module also comprising e.g. transistor T31A with a gate connected t node QB[n], an input terminal connected to VGL1 and an output terminal connected to Cout[n], as shown in Fig. 1, based on the broadest interpretation of the claimed limitations).
Regarding claim 12, Zhou discloses all the claim limitations as applied above (see claim 10). In addition, Zhou discloses the reset module further comprises a third reset transistor, a control terminal of the third reset transistor is configured to receive the reset control signal (see in Fig. 1, e.g., transistor T45 also as the claimed third reset transistor which receives a reset signal at VST at its gate terminal, based on the broadest interpretation of the claimed limitations), an input terminal of the third reset transistor is electrically connected to the first voltage terminal (see input terminal of transistor T45 connected to terminal VGL3, as shown in Fig. 1), and an output terminal of the third reset transistor is electrically connected to the cascade transmission output terminal (e.g., see in Fig. 1 output terminal of transistor T45 is connected to Cout[n] through capacitor C1 and to WR[n] through C2, based on the broadest interpretation of the claimed limitations).
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claim(s) 13 and 15-20 is/are rejected under 35 U.S.C. 103 as being unpatentable over Zhou et al. (CN 115798387 A), machine translation provided by the examiner and referenced throughout the rejection, in view of Wang (CN 115019718 A), machine translation provided by the examiner and referenced throughout the rejection.
Regarding claim 13, Zhou discloses a display panel, comprising a gate driving unit, the gate driving unit comprising a plurality of gate driving circuits arranged in cascade (see page 14, 1st paragraph; a display panel comprising a plurality of cascaded gate driving units), and at least one of the gate driving circuits comprising:
an inverting module, electrically connected to a first voltage terminal (regarding Fig. 1, see inverter 17 connected to low potential signal terminals VGL1/VGL2/VGL3, taken as the claimed first voltage terminal), a first node (see node Q[n] in Fig. 1), a second node (see node at a gate of transistor T53 in Fig. 1), and a third node (see node QB[n] in Fig. 1), configured to control a signal transmission between the first voltage terminal and the third node in response to a potential of the first node (inverter 17 is configured to control a signal transmission between e.g. terminal VGL1 and the node at the gate of transistor T53 in response to a potential of Q[n] applied to a gate of transistor T54, as shown in Fig. 1), and configured to control a signal transmission between a low-frequency clock signal terminal and the third node in response to a potential of the second node (inverter 17 is configured to control a signal transmission between a low frequency clock signal terminal LC and node QB[n] in response to a potential of the node at the gate of transistor T53, as shown in Fig. 1);
a pull-down holding module, electrically connected to the first voltage terminal, the first node, and the third node (see pull-down maintaining unit 14, connected e.g. to terminal VGL1, node Q[n] and node QB[n], as shown in Fig. 1), and configured to control a signal transmission between the first voltage terminal and the first node in response to a potential of the third node (pull-down maintaining unit 14 is configured to control a signal transmission between terminal VGL1 and node Q[n] in response to a potential of node QB[n] at gates of transistor T43A and T44A, as shown in Fig. 1); and
a pull-up control module, electrically connected to the first voltage terminal, the first node, and the second node (see pull-up control unit comprising transistors T11, T12, T52 and T56, connected to e.g. terminals VGL1/VGL2, node Q[n] and the node at the gate of transistor T53, as shown in Fig. 1), configured to pull up the potential of the first node in response to a pull-up control signal (regarding Figs. 1-2, when “terminal Cout-PU input high potential, the ninth transistor T11 and the tenth transistor T12 turn on” and “node Q[n] is pulled up to the high potential”; page 13, 5th paragraph), and configured to control a signal transmission between the first voltage terminal and the second node in response to the pull-up control signal (regarding Figs. 1-2, when node Q[n] is pulled up to the high potential and applied to a gate of transistor T52, a signal transmission between e.g. terminal VGL2 and the node at the gate of transistor T53 is controlled, in response to the signal at terminal Cout-PU (claimed pull-up control signal)),
wherein when the pull-up control module is configured to electrically connect the first voltage terminal and the second node in response to the pull-up control signal, the inverting module is configured to disconnect an electrical connection between the low-frequency clock signal terminal and the third node in response to the potential of the second node (regarding Figs. 1-2, when terminal VGL2 and the node at the gate of transistor T53 are connected in response to the signal at terminal Cout-PU, inverter 17 is configured to disconnect the low frequency clock signal terminal LC and node QB[n], by turning off transistor T53 in response to the low potential signal VGL2 applied to the gate of transistor T53 (the claimed second node) through transistor T52), the inverting module is also configured to control an electrical connection between the first voltage terminal and the third node in response to the potential of the first node (regarding Figs. 1-2, inverter 17 is also configured to control a connection between e.g. terminal VGL1 and node QB[n] in response to the potential of node Q[n] applied to the gate of transistor T54), and the pull-down holding module is configured to disconnect an electrical connection between the first voltage terminal and the first node in response to the potential of the third node (regarding Figs. 1-2, the pull-down maintaining unit 14 is configured to disconnect e.g. terminal VGL1 and Q[n] in response to the low potential signal VGL1 at QB[n] applied to the gates of transistors T43A and T44A).
However, Zhou does not appear to expressly disclose an (n-4)th stage gate control signal output by an (n-4)th stage gate driving circuit serves as the pull-up control signal received by the pull-up control module of the n-th stage gate driving circuit.
Wang discloses an (n-4)th stage gate control signal output by an (n-4)th stage gate driving circuit serves as a pull-up control signal received by a pull-up control module of the n-th stage gate driving circuit (see page 7; regarding Figs. 1-3, an (n-4)th stage gate driving circuit GOA serves as a pull-up control signal ST(n-4) received by a pull-up control module 101 of the n-th stage gate driving circuit GOA; “the pull-up control module 101 is connected to the first stage first stage transmission signal ST (n-4)”).
Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention, to combine the teachings in Zhou’s invention, with the teachings in Wang’s invention, to have an (n-4)th stage gate control signal output by an (n-4)th stage gate driving circuit serves as the pull-up control signal received by the pull-up control module of the n-th stage gate driving circuit, for the advantage improving stability of the gate driving circuit in order to display normally while facilitating a narrow frame design of the display panel (see Abstract).
Regarding claim 15, Zhou and Wang disclose all the claim limitations as applied above (see claim 13). In addition, Zhou discloses a plurality of sub-pixels electrically connected to the gate driving unit (regarding Fig. 1, it is clear that since, e.g., “the output signal end WR [n] turn on the signal of the switch transistor in the pixel of the present stage”, and since “the existing display device uses the GOA (Gate Driver On Array, array substrate row driving technology)”, each gate driving unit 10 is connected to a plurality of pixels in a corresponding row; page 1, 3rd paragraph; page 13, 4th paragraph).
Regarding claim 16, Zhou and Wang disclose all the claim limitations as applied above (see claim 13). In addition, Zhou discloses the pull-up control module comprises:
a first transistor, wherein a control terminal of the first transistor is configured to receive the pull-up control signal, an input terminal of the first transistor is electrically connected to the control terminal of the first transistor, and an output terminal of the first transistor is electrically connected to the first node (see e.g. transistor T11 and/or transistor T12 in Fig. 1); and
a second transistor, wherein a control terminal of the second transistor is configured to receive the pull-up control signal, an input terminal of the second transistor is electrically connected to the first voltage terminal, and an output terminal of the second transistor is electrically connected to the second node (see e.g. transistor T52 in Fig. 1).
Regarding claim 17, Zhou and Wang disclose all the claim limitations as applied above (see claim 16). In addition, Zhou discloses the inverting module comprises:
a third transistor, wherein a control terminal of the third transistor is electrically connected to the low-frequency clock signal terminal, an input terminal of the third transistor is electrically connected to the control terminal of the third transistor, and an output terminal of the third transistor is electrically connected to the second node (see e.g. transistor T51A and/or transistor T51B in Fig. 1);
a fourth transistor, wherein a control terminal of the fourth transistor is electrically connected to the second node, an input terminal of the fourth transistor is electrically connected to the low-frequency clock signal terminal, and an output terminal of the fourth transistor is electrically connected to the third node (see e.g. transistor T53 in Fig. 1);
a fifth transistor, wherein a control terminal of the fifth transistor is electrically connected to the first node, an input terminal of the fifth transistor is electrically connected to the first voltage terminal, and an output terminal of the fifth transistor is electrically connected to the second node (see e.g. transistor T52 in Fig. 1, also as the claimed fifth transistor); and
a sixth transistor, wherein a control terminal of the sixth transistor is electrically connected to the first node, an input terminal of the sixth transistor is electrically connected to the first voltage terminal, and an output terminal of the sixth transistor is electrically connected to the third node (see e.g. transistor T54 in Fig. 1).
Regarding claim 18, Zhou and Wang disclose all the claim limitations as applied above (see claim 17). In addition, Zhou discloses the pull-down holding module comprises:
a seventh transistor, wherein a control terminal of the seventh transistor is electrically connected to the third node, an input terminal of the seventh transistor is electrically connected to the first voltage terminal, and an output terminal of the seventh transistor is electrically connected to the first node (see e.g. transistor T43A and/or transistor T44A in Fig. 1).
Regarding claim 19, Zhou and Wang disclose all the claim limitations as applied above (see claim 18). In addition, Zhou discloses the pull-up control module further comprises:
an eighth transistor, wherein a control terminal of the eighth transistor is configured to receive the pull-up control signal, an input terminal of the eighth transistor is electrically connected to the first voltage terminal, and an output terminal of the eighth transistor is electrically connected to the third node (see e.g. transistor T56 in Fig. 1).
Regarding claim 20, Zhou and Wang disclose all the claim limitations as applied above (see claim 13). In addition, Zhou discloses the at least one of the gate driving circuits further comprises:
an output module, comprising an output transistor and a first capacitor (see transistors T21 and/or T22, and capacitors C1 and/or C2 in Fig. 1), wherein a control terminal of the output transistor is electrically connected to the first node (see gate of transistors T1 and/or T22 connected to node Q[n] in Fig. 1), an input terminal of the output transistor is electrically connected to a high-frequency clock signal terminal, and an output terminal of the output transistor is electrically connected to a signal output terminal of the gate driving circuit (see terminals of transistors T21 and/or T22 connected to clock signal terminals Cka and/or CKb and to terminals Cout[n] and/or WR[n], as shown in Fig. 1), and the first capacitor is in series between the first node and the signal output terminal (see capacitors C1 and/or C2 in series with node Q[n] and terminals Cout[n] and/or WR[n], as shown in Fig. 1);
a pull-down control module, comprising a first pull-down transistor, wherein a control terminal of the first pull-down transistor is configured to receive a pull-down control signal, an input terminal of the first pull-down transistor is electrically connected to the first voltage terminal, and an output terminal of the first pull-down transistor is electrically connected to the first node (see e.g. pull-down unit 13 comprising transistor T42 with its gate receiving a signal from Cout-PD, its input terminal connected to low potential signal terminal VGL1, and its output terminal connected to node Q[n], as shown in Fig. 1); and
a reset module, comprising a first reset transistor and a second reset transistor, wherein a control terminal of the first reset transistor and a control terminal of the second reset transistor are configured to receive a reset control signal (see reset unit 16 in Fig. 1 including transistors T46 and T45 which receive a reset signal at VST at their gate terminals), an input terminal of the first reset transistor and an input terminal of the second reset transistor are electrically connected to the first voltage terminal (input terminals of transistors T46 and T45 connected to terminal VGL3, as shown in Fig. 1), an output terminal of the first reset transistor is electrically connected to the first node (e.g., output terminal of transistor T46 is connected to node Q[n] through transistor T45, as shown in Fig. 1), and an output terminal of the second reset transistor is electrically connected to a signal output terminal of the gate driving circuit (e.g., output terminal of transistor T45 is connected to Cout[n] through capacitor C1 and to WR[n] through C2, as shown in Fig. 1).
Allowable Subject Matter
Claims 6 and 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
The following is a statement of reasons for the indication of allowable subject matter:
Regarding claim 6, Zhou discloses all the claim limitations as applied above (see claim 5). However, the prior art, taken alone or in combination, fails to teach or suggest the following limitations in combination with the rest of the claim, that is, the claim as a whole: “…the second node comprises a first sub-node and a second sub-node, and the third node comprises a third sub-node and a fourth sub-node; the low-frequency clock signal terminal comprises a first low-frequency clock signal terminal and a second low-frequency clock signal terminal; the inverting module comprises a first inverting unit and a second inverting unit; in the first inverting unit, the output terminal of the third transistor, the control terminal of the fourth transistor, and the output terminal of the fifth transistor are electrically connected to the first sub-node, the output terminal of the fourth transistor and the output terminal of the sixth transistor are electrically connected to the third sub-node, and the control terminal of the third transistor and the input terminal of the fourth transistor are electrically connected to the first low-frequency clock signal terminal; and in the second inverting unit, the output terminal of the third transistor, the control terminal of the fourth transistor, and the output terminal of the fifth transistor are electrically connected to the second sub-node, the output terminal of the fourth transistor and the output terminal of the sixth transistor are electrically connected to the fourth sub-node, and the control terminal of the third transistor and the input terminal of the fourth transistor are electrically connected to the second low frequency clock signal terminal; the pull-down holding module comprises a first pull-down holding unit and second pull-down holding unit, the control terminal of the seventh transistor of the first pull-down holding unit is electrically connected to the third sub-node, and the a control terminal of the seventh transistor of the second pull-down holding unit is electrically connected to the fourth sub-node; the second control unit of the pull-up control module comprises a first control sub-unit and a second control sub-unit, the output terminal of the second transistor of the first control sub-unit is electrically connected to the first sub-node, and the output terminal of the second transistor of the second control sub-unit is electrically connected to the second sub-node; and the third control unit of the pull-up control module comprises a third control sub-unit and a fourth control sub-unit, the output terminal of the eighth transistor of the third control sub-unit is electrically connected to the third sub-node, and the output terminal of the eighth transistor of the fourth control sub-unit is electrically connected to the fourth sub-node”, as claimed in claim 6.
Regarding claim 14, Zhou and Wang disclose all the claim limitations as applied above (see claim 13). However, the prior art, taken alone or in combination, fails to teach or suggest the following limitations in combination with the rest of the claim, that is, the claim as a whole: “…a voltage of a low-frequency clock signal transmitted by the low-frequency clock signal terminal during a sensing phase of the display panel is less than a voltage of the low-frequency clock signal during a display phase of the display panel”, as claimed in claim 14.
Pertinent Art
Xu et al. (US 2021/0319763) discloses e.g., in Fig. 7, a second node comprises a first sub-node and a second sub-node (A(n) and B(n)), and a third node comprises a third sub-node and a fourth sub-node (P(n) and R(n)); a first low-frequency clock signal terminal and a second low-frequency clock signal terminal (LC1 and LC2); the claimed first inverting unit and second inverting unit (20 and 40); and the claimed first pull-down holding unit and second pull-down holding unit (206 and 207).
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to GLORYVID FIGUEROA-GIBSON whose telephone number is (571)272-5506. The examiner can normally be reached on 9am-5pm, Monday -Friday, Eastern Time.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Nitin Patel can be reached on 571-272-7677. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/GLORYVID FIGUEROA-GIBSON/Patent Examiner, Art Unit 2628
/NITIN PATEL/Supervisory Patent Examiner, Art Unit 2628