Prosecution Insights
Last updated: October 02, 2026
Application No. 18/690,054

DISPLAY APPARATUS AND METHOD OF FABRICATING DISPLAY APPARATUS

Final Rejection §102
Filed
Mar 07, 2024
Priority
May 30, 2023 — nonprovisional of PCTCN2023097201
Examiner
HO, TU TU V
Art Unit
2818
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
BOE Technology Group Co., Ltd.
OA Round
2 (Final)
94%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 94% — above average
94%
Career Allowance Rate
1277 granted / 1365 resolved
+25.6% vs TC avg
Moderate +5% lift
Without
With
+5.2%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
30 currently pending
Career history
1375
Total Applications
across all art units

Statute-Specific Performance

§101
0.7%
-39.3% vs TC avg
§103
39.8%
-0.2% vs TC avg
§102
48.1%
+8.1% vs TC avg
§112
3.5%
-36.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1365 resolved cases

Office Action

§102
DETAILED ACTION 1. Applicant’s Amendment filed 7/31/2026 has been reviewed and placed of record in the file. Claim Rejections - 35 USC § 102 The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action. 2. Claim 20 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Won et al. U.S. Patent Application Publication 2021/0200364 A1 (the ‘364 reference, now of record). Referring to claim 20, the ‘364 reference discloses in Figs. 1 and 6 a display apparatus, comprising a display area (AA) and a peripheral area (NA, para [39]); wherein, in the display area, the display apparatus comprises a pixel driving circuit substrate (110, para [68]), a plurality of light emitting elements (210, para [67]) on the pixel driving circuit substrate, an encapsulating layer (320, para [85]) on a side of the plurality of light emitting elements away from the pixel driving circuit substrate, an inorganic insulating layer (330, para [85]) on a side of the encapsulating layer away from the plurality of light emitting elements; in a bonding pin region (pad region PDA, para [42, 96, 102]) of the peripheral area (NA), the display apparatus comprises a base substrate (also labeled 110), a plurality of bonding pins (“bonding pins” 520, para [104], label “bonding pins” is added by the examiner for ease of explanation, Fig. 6 reproduced below) on the base substrate (110); and an orthographic projection of the inorganic insulating layer (330) on the base substrate is at least partially non-overlapping with an orthographic projection of the plurality of bonding pins (“bonding pins” 520) on the base substrate (110); wherein the display apparatus further comprises: a plurality of touch signal lines (RL, para [104]) at least partially in the peripheral area (NA); and a plurality of first vias (contact holes 530, para [104]); wherein the respective touch signal line (RL) is connected to a respective bonding pin of the plurality of bonding pins (“bonding pins” 520) through a first via of the plurality of first vias (530) (para [104]); and an exposed surface of the respective bonding pin (“bonding pins” 520) is spaced apart from the first via (530). PNG media_image1.png 396 584 media_image1.png Greyscale Response to Arguments 3. Applicant’s arguments with respect to claims 1-19, filed 31 July 2026, have been fully considered and the corresponding rejections have been withdrawn. However, note that claim dependency of claim 10 (“claim 5”) should be changed to “claim 1” now that claim 5 was canceled. As for claim 20, applicant did not response correctly; see the last full paragraph of Page 10 of the 07-31-2026 Applicant Arguments/Remarks. Claim 20 is an independent claim, not a dependent claim. Conclusion 4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TU TU V HO whose telephone number is (571)272-1778. The examiner can normally be reached on Monday to Thursday 6:30 - 15:00, Monday through Thursday. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jeff W Natalini can be reached on 571-272-2266. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. 09-01-2026 /TU-TU V HO/Primary Examiner, Art Unit 2818
Read full office action

Prosecution Timeline

Mar 07, 2024
Application Filed
May 13, 2026
Non-Final Rejection mailed — §102
Jul 31, 2026
Response Filed
Sep 03, 2026
Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751260
METHOD AND IC DESIGN WITH NON-LINEAR POWER RAILS
2y 4m to grant Granted Sep 29, 2026
Patent 12745646
ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES
3y 3m to grant Granted Sep 22, 2026
Patent 12745514
METHOD FOR MANUFACTURING DISPLAY DEVICE AND DISPLAY DEVICE
2y 11m to grant Granted Sep 22, 2026
Patent 12745506
A PROCESS OF FORMING AN ELECTRODE INTERCONNECTION IN AN INTEGRATED MULTILAYER THIN-FILM ELECTRONIC DEVICE
3y 0m to grant Granted Sep 22, 2026
Patent 12745550
DISPLAY DEVICE
2y 4m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
94%
Grant Probability
99%
With Interview (+5.2%)
1y 8m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 1365 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month