Prosecution Insights
Last updated: July 17, 2026
Application No. 18/692,395

MEMORY ACCESS ANALYSIS

Non-Final OA §102§112
Filed
Mar 15, 2024
Priority
Sep 22, 2021 — GB 2113479.6 +1 more
Examiner
YOHA, CONNIE C
Art Unit
2825
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
ARM Limited
OA Round
1 (Non-Final)
94%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 94% — above average
94%
Career Allowance Rate
685 granted / 731 resolved
+25.7% vs TC avg
Minimal +0% lift
Without
With
+0.2%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
8 currently pending
Career history
743
Total Applications
across all art units

Statute-Specific Performance

§101
2.1%
-37.9% vs TC avg
§103
26.4%
-13.6% vs TC avg
§102
53.7%
+13.7% vs TC avg
§112
0.7%
-39.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 731 resolved cases

Office Action

§102 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION This office acknowledges receipt of the following items from the Applicant: Papers submitted under 35 U.S.C. 119(a)-(d) have been placed of record in the file. Information Disclosure Statement (IDS) filed on 3/15/24 was considered. Applicant elected 1-18 without traverse. Claim 19 has been rejoined with the selected claim set 1-18 since it recites the method of operating the data processing apparatus similar to that of the recited data processing apparatus in claim 1. Examiner maintained the restriction of claim 20. Claim 20 is directed to a computer-readable medium to store computer-readable code for fabrication of data processing apparatus, such subject matter requires different classification search relating to semiconductor design or fabrication processes (class G06F), rather than in the classification of G11C11/4078 or G11C11/4076, G11C11/408 which is applicable to claim 1-19. Claim 20 presents a distinct search burden. Furthermore, claim 20 lacks of written description for the limitation of “fabrication of a data processing apparatus”. No where in the specification did the applicant discloses the fabrication of data processing apparatus. The specification does not describe any steps or procedures for the fabrication process of the data processing apparatus. Currently, claim 20 is withdrawn from consideration. Claims 1-20 are presented for examination. Claim 20 is withdrawn from consideration. Claims 1-19 are pending. Specification Title The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Claim Rejections - 35 USC ' 112 Claims 3, 11 and 12 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. There is insufficient antecedent basis for the limitations. In claim 3, which depends on claim 1, recites the limitation “the restriction circuit”. However, claim 1 does not claim a “restriction circuit”; In claim 11, which depends on claim5, recites the limitation of “each substream in the substreams”. However, claim 5 does not claim any “substreams”. In claim 12, which depends on claim 5, recites the limitation of “each substream in the substreams”. However, claim 5 does not claim any “substreams”. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-4, 16-17 and 19 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Jenkinson et al, U.S. Patent Application No. US 2021/0183433. With regard to claims 1, 16-17, 19, Jenkinson discloses a data processing apparatus and method comprising memory access circuitry configured to issue access requests to a memory system (page 5, [0040]); estimation circuitry configured to estimate a statistical cardinality count on memory row addresses accessed by the access requests (page 6, [0050]); and decay circuitry configured to apply an exponential time-based decay during estimation of the statistical cardinality count (page 8, [0072]). With regard to claims 2 and 4, Jenkinson further comprising: restriction circuitry configured to restricts the access requests in response to the statistical cardinality count. With regard to claims 3, Jenkinson further discloses wherein the restriction circuitry is configured to restrict the rate at which the access requests are issued to the memory system to at least some of the memory row addresses in response to the statistical cardinality count. Allowable Subject Matter Claims 5-15 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and have overcome the 112 th rejection set forth above. The prior art of record does not show the limitation of wherein the estimation circuitry is configured to estimate the statistical cardinality count on the memory row addresses using a longest seen pattern in the memory row addresses. The prior art of record does not show the limitation of wherein separation circuitry to separate accesses requests into a plurality of sub streams and to estimate the statistical cardinality count on the memory row addresses by estimating a statistical cardinality count for each of the substreams. The prior art of record does not show the limitation of wherein the memory system is configured to use a plurality of trench capacitors, each to store a single bit. Conclusion The prior art made of record and not relied upon is considered pertinent to applicants’ disclosure. Wires et al (US 2017/0060769) disclose a system device and method of operating an estimating cardinality information for memory/storage access streams using distinct value counters and probabilistic counting techniques to characterize locality and working set behavior. However, the reference was not relied upon because if fails to teach or suggest applying an exponential time-based decay during estimation of the statistical cardinality count, as required by the presently claimed invention, When responding to the office action, Applicants’ are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02 (b)). Any inquiry concerning this communication or earlier communications from the examiner should be directed to Connie Yoha, whose telephone number is (571) 272-1799. The examiner can normally be reached on Mon. - Fri. from 8:00 A.M. to 5:30 PM. The examiner's supervisor, Alexander Sofocleous, can be reached at (571) 272-0635. The fax phone number for this Group is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov Should you have questions on access to the Private Pair system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). /CONNIE C YOHA/Primary Examiner, Art Unit 2825
Read full office action

Prosecution Timeline

Mar 15, 2024
Application Filed
Jun 10, 2026
Examiner Interview (Telephonic)
Jul 01, 2026
Non-Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12682951
DYNAMIC ANALOG CONTENT ADDRESSABLE MEMORY
2y 4m to grant Granted Jul 14, 2026
Patent 12670946
MONITORING AND MITIGATION OF ROW DISTURBANCE IN MEMORY
3y 6m to grant Granted Jun 30, 2026
Patent 12640186
MEMORY DEVICE AND SYSTEM, AND DECODING CIRCUIT
2y 5m to grant Granted May 26, 2026
Patent 12626769
Method for Reading Data Stored in a Flash Memory According to a Voltage Characteristic and Memory Controller Thereof
2y 5m to grant Granted May 12, 2026
Patent 12626738
SEMICONDUCTOR MEMORY DEVICE INCLUDING MEMORY STRING AND PLURALITY OF SELECT TRANSITSTORS AND METHOD INCLUDING A WRITE OPERATION
1y 10m to grant Granted May 12, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
94%
Grant Probability
94%
With Interview (+0.2%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 731 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month