Prosecution Insights
Last updated: May 29, 2026
Application No. 18/707,974

POWER CONVERSION CIRCUIT AND METHOD

Non-Final OA §103
Filed
May 07, 2024
Priority
Dec 31, 2021 — CN 202111664004.6 +1 more
Examiner
ROSARIO BENITEZ, GUSTAVO A
Art Unit
2838
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Sg Micro Corp.
OA Round
2 (Non-Final)
82%
Grant Probability
Favorable
2-3
OA Rounds
6m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
606 granted / 744 resolved
+13.5% vs TC avg
Strong +25% interview lift
Without
With
+25.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
27 currently pending
Career history
774
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
83.8%
+43.8% vs TC avg
§102
4.3%
-35.7% vs TC avg
§112
11.0%
-29.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 744 resolved cases

Office Action

§103
DETAILED ACTION This office action is in response to the amendment filed on 04/08/2026. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments with respect to the claim(s) have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Specification The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant’s cooperation is requested in correcting any errors of which applicant may become aware in the specification. Claim Interpretation In re to claims 13-19 and 21, method claims 13-19 and 21 are rejected based on the following case law, note that under MPEP 2112.02, the principles of inherency, if a prior art device, in its normal and usual operation, would necessarily perform the method claimed, then the method claimed will be considered to be anticipated by the prior art device. When the prior art device is the same as a device described in the specification for carrying out the claimed method, it can be assumed the device inherently performs the claimed process. In re King, 801 F.2d 1324, 231 USPQ 136 (Fed Cir. 1986). Therefore the previous rejections based on the apparatus will not be repeated. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-4, 6-8 and 13-119 is/are rejected under 35 U.S.C. 103 as being unpatentable over Malinin US 2016/0141975 in view of Chen US 2015/0062987. Regarding Claims 1 and 13, Malinin teaches (Figures 3-5) A power conversion circuit (Fig. 4) used for converting an AC input voltage to a DC output voltage (AC to Out), comprising: a flying capacitor (C1); an energy storage capacitor (C2); and a rectifier (S1,D1-D2 and 400) configured to turn on a charge path through which the flying capacitor is charged by the AC input voltage (e.g. during off time of D1) or a transfer path from the flying capacitor to the energy storage capacitor (when D1 is on) selectively according to a direction of the AC input voltage (500, see fig. 5), so as to provide the DC output voltage across ends of the energy storage capacitor ( 508, see fig. 5), wherein the rectifier is further configured to stabilize the DC output voltage within a set range (with 400) by controlling a discharge path of the flying capacitor to ground (with the control of the S1 switch and 400); wherein the rectifier comprises: a rectifying element (D1) connected between the flying capacitor (C1) and the energy storage capacitor (C2); and a switching element (S1) connected between the flying capacitor and a second end of said AC power supply (Fig. 4). (For Example: Par. 46-53) Malinin does not teach the rectifying element comprises a field effect transistor. Chen teaches (Figure 3) the rectifying element comprises a field effect transistor (q2). It would have been obvious to one of ordinary skill in the art before the effective filling date of the claimed invention to modify the circuit of Malinin to include the rectifying element comprises a field effect transistor, as taught by Chen to provide a stable output to the load. Regarding Claims 2 and 14, Malinin teaches (Figures 3-5) wherein in a case that the AC input voltage is a negative voltage (fig. 5, 514), the rectifier couples the flying capacitor between two ends of an AC power supply and charges the flying capacitor by the AC power supply (504 increasing), in a case that the AC input voltage is a positive voltage (Fig. 5, 512), the rectifier couples the flying capacitor and the energy storage capacitor in series between two ends of the AC power supply (with 506 increasing) and charges the energy storage capacitor by the flying capacitor (D1 in on state). (For Example: Par. 46-53) Regarding Claims 3 and 15, Malinin teaches (Figures 3-5) wherein the rectifier is configured to control the discharge path (S1 conducting) of the flying capacitor to ground according to a charging voltage level of the energy storage capacitor (with 400). (For Example: Par. 46-53) Regarding Claims 4 and 16, Malinin teaches (Figures 3-5) wherein in a case that the AC input voltage is the positive voltage (512) and the switching element is in an off state (502), the flying capacitor transfers energy to the energy storage capacitor (with 506), in a case that the AC input voltage is the positive voltage (512) and the switching element is in an on state (502), the flying capacitor discharges to ground through the switching element (Fig. 4, s1 on state). (For Example: Par. 46-53) Regarding Claims 6 and 17, Malinin teaches (Figures 3-5)wherein the rectifier further comprises: a comparator (402), configured to control the switching element (s1) to be on and off according to a voltage on the energy storage capacitor (410). (For Example: Par. 46-53) Regarding Claims 7 and 18, Malinin teaches (Figures 3-5) wherein the comparator is a hysteresis comparator (402, Fig. 2). Regarding Claims 8 and 19, Malinin teaches (Figures 3-5) the circuit. Malinin does not teach wherein the switching element comprises a field effect transistor. Chen teaches (Figure 4) wherein the switching element (Q1) comprises a field effect transistor. It would have been obvious to one of ordinary skill in the art before the effective filling date of the claimed invention to modify the circuit of Malinin to include wherein the switching element comprises a field effect transistor, and the rectifying element comprises a diode or a field effect transistor, as taught by Chen to provide a stable output to the load. Claim(s) 10-12 and 21-23 is/are rejected under 35 U.S.C. 103 as being unpatentable over Malinin in view of Chen and further in view of Dai US 2019/0252995. Regarding Claims 10-12 and 21-23, Malinin teaches (Figures 3-5) the circuit. Malinin does not teach further comprising a voltage monitoring circuit, wherein the voltage monitoring circuit is configured to maintain the DC output voltage within a predetermined range, and wherein the voltage monitoring circuit comprises: one or a combination of some of an overvoltage protection circuit, an under-voltage protection circuit, a voltage regulator and a DC-DC converter; and wherein the DC-DC converter comprises a topology selected form a group consisting of Buck-type, Boost-type, Buck-Boost-type, non-inverting Buck-Boost-type, forward-type, flyback-type topologies. Dai teaches (Figure 4) further comprising a voltage monitoring circuit(202), wherein the voltage monitoring circuit is configured to maintain the DC output voltage within a predetermined range (higher than Vmin Fig. 5, par. 74), and wherein the voltage monitoring circuit comprises: one or a combination of some of an overvoltage protection circuit, an under-voltage protection circuit, a voltage regulator and a DC-DC converter (202); and wherein the DC-DC converter comprises a topology selected form a group consisting of Buck-type, Boost-type, Buck-Boost-type (202), non-inverting Buck-Boost-type, forward-type, flyback-type topologies. (For Example: Par. 70-80) It would have been obvious to one of ordinary skill in the art before the effective filling date of the claimed invention to modify the circuit of Malinin to include further comprising a voltage monitoring circuit, wherein the voltage monitoring circuit is configured to maintain the DC output voltage within a predetermined range, and wherein the voltage monitoring circuit comprises: one or a combination of some of an overvoltage protection circuit, an under-voltage protection circuit, a voltage regulator and a DC-DC converter; and wherein the DC-DC converter comprises a topology selected form a group consisting of Buck-type, Boost-type, Buck-Boost-type, non-inverting Buck-Boost-type, forward-type, flyback-type topologies, as taught by Dai to provide the desired level of output signal. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to GUSTAVO A ROSARIO-BENITEZ whose telephone number is (571)270-7888. The examiner can normally be reached M-F 9AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, MONICA LEWIS can be reached at 5712721838. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /GUSTAVO A ROSARIO-BENITEZ/Primary Examiner, Art Unit 2838
Read full office action

Prosecution Timeline

May 07, 2024
Application Filed
Jan 14, 2026
Non-Final Rejection mailed — §103
Apr 08, 2026
Response Filed
May 15, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12633820
SWITCHING POWER SUPPLY AND CONTROL METHOD THEREOF
2y 6m to grant Granted May 19, 2026
Patent 12614967
CONTROL DEVICE FOR A SWITCHING VOLTAGE REGULATOR HAVING REDUCED AUDIO NOISE AND CONTROL METHOD
2y 8m to grant Granted Apr 28, 2026
Patent 12609618
CONTROL CIRCUIT FOR A BUCK-BOOST POWER CONVERTER
3y 6m to grant Granted Apr 21, 2026
Patent 12609600
METHOD AND APPARATUS FOR ESTIMATING VOLTAGE REGULATOR CURRENT
2y 9m to grant Granted Apr 21, 2026
Patent 12609602
SINGLE-INDUCTOR BIPOLAR-OUTPUT CONVERTER
2y 4m to grant Granted Apr 21, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

2-3
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+25.2%)
2y 7m (~6m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 744 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month