Prosecution Insights
Last updated: July 17, 2026
Application No. 18/716,763

HIGH-FREQUENCY POWER SUPPLY

Non-Final OA §102§103
Filed
Jun 05, 2024
Priority
Dec 28, 2021 — JP 2021-214353 +1 more
Examiner
RETEBO, METASEBIA T
Art Unit
Tech Center
Assignee
Kyosan Electric Mfg Co. Ltd.
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
585 granted / 655 resolved
+29.3% vs TC avg
Moderate +5% lift
Without
With
+5.4%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
26 currently pending
Career history
679
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
70.3%
+30.3% vs TC avg
§102
17.4%
-22.6% vs TC avg
§112
6.7%
-33.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 655 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The disclosure is objected to because of the following informalities: on line 2 of paragraph [0074], “feedback resister” should be changed to -- feedback resistor -- and “a plurality of resisters” should be changed to -- a plurality of resistors --. Note that the same type of change is needed on lines 1-4 of paragraph [0075] and line 15 of paragraph [0096]. Appropriate correction is required. Drawings The drawings are objected to because there are no labels for blocks 21-23, 40 and 50 in figure 1; blocks 21A, 22Aa-22Ac, 23Aa-23Ac, 40A and 50A in figure 5; blocks 21B, 22Ba, 23Ba, 23Bb, 40B and 50B in figure 7; blocks 21C, 22Ca-22Cc, 23Ca-23Cb, 40C and 50C in figure 8; blocks 21D, 22Da, 23Da-23Db, 40D and 50D in figure 9 and blocks 120a-120b, 120c1-120c2, 130, 140, 150 and 160 in figure 14 . These blocks need to have descriptive labels under 37 CFR 1.84(n) and 1.84(0). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Objections Claims 19-20 are objected to because of the following informalities: Claims 19-20 recite, “a plurality of resisters” and “switches the resisters” should be -- a plurality of resistors – and -- switches the resistors --. Appropriate correction is required. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 11-12 are rejected under 35 U.S.C. 102(a) (1) as being anticipated by Fukano et al. (US 2021/0098237 and Fukano hereinafter) Regarding claim 11, Fukano discloses a high-frequency power supply [figs. 10-11, par. 0095], comprising: an RF pulse signal generation unit [1b and 9] that converts an RF signal into pulses to generate an RF pulse signal [Vo]; and a control unit [2b] that outputs setting data [FREQUENCY, CYCLE, DUTY RATIO, PULSE LEVEL] for controlling the RF pulse signal generation unit, wherein the setting data is frequency setting data for setting a frequency of the RF signal [FREQUENCY] and control setting data for setting a cycle and a duty ratio of the RF pulse signal as well as an output level of the RF pulse signal [par. 0079 and 0095-0115, figs. 10-11], the RF pulse signal generation unit [1b and 9] comprises: an RF signal generation unit [6] that generates, based on the frequency setting data [FREQUENCY], an RF signal [SO] at a frequency set in the frequency setting data; a pulse conversion/gain control signal generation unit [7] that generates, based on the control setting data [par. 0098], a control signal [Vp] for performing pulse conversion control on the RF signal in the cycle and at the duty ratio set in the control setting data and level control on the RF signal at the output level set in the control setting data [par. 0079 and 0095-0115, figs. 10-11]; a pulse conversion/variable gain amplification unit [8 and 9] that generates the RF pulse signal [Vo] from the RF signal [SO] based on the control signal; and a single control line [line Vp] that connects the pulse conversion/gain control signal generation unit [7] to the pulse conversion/variable gain amplification unit to transmit the control signal [Vp], the pulse conversion/variable gain amplification unit [8 and 9] performs, based on the control signal [Vp], the pulse conversion control for converting the RF signal into pulses in the set cycle and at the set duty ratio, variable control on an amplification gain of the RF signal, and the level control on the level of the RF signal to be the set output level [par. 0101-0102]. Regarding claim 12, Fukano discloses [fig. 10] wherein the control signal [Vp] has sloping waveforms on its rising and falling edges, and the pulse conversion/variable gain amplification unit [8 and 9] generates an RF pulse signal [Vo] having a rise time and a fall time during rising and falling [par. 0096]. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 13-20 are rejected under 35 U.S.C. 103 as being unpatentable over Fukano et al. in view of Arisawa (US 2001/0013814). Regarding claims 13 and 14, Fukano discloses all the features with respect to claims 11 and 12 as outlined above. Fukano further discloses [see fig. 10] conversion gain amplification unit [8 and 9]. Fukano does not explicitly disclose a variable attenuator amplifier that varies an amount of attenuation of the RF signal by using the control signal, in which the control signal is a voltage signal and the variable attenuator amplifier comprises a variable attenuator, and changes an amount of attenuation of an RF signal passing through the variable attenuator by using the voltage signal to thereby perform the variable control on the amplification gain and the level control on the RF pulse signal. However, Arisawa discloses a variable attenuator amplifier [fig. 16 and 19] that varies an amount of attenuation of signal [SC] by using control signal [TX] and the variable attenuator amplifier comprises a variable attenuator [82]. It would have been obvious for a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the invention of Fukano by incorporate variable attenuator amplifier as taught in Arisawa in order to provide change the amount of attenuation of an RF signal passing through the variable attenuator by using the voltage signal to thereby perform the variable control on the amplification gain and the level control on the RF pulse signal. Regarding claim 15, Fukano in view of Arisawa discloses [fig. 16 and 19] wherein the variable attenuator comprises a semiconductor element [par. 0061], and changes the amount of attenuation of the RF signal due to change in a resistance component of the semiconductor element by using the voltage signal to thereby perform the variable control on the amplification gain and the level control on the RF pulse signal. Regarding claim 16, Fukano in view of Arisawa discloses [fig. 16 and 19] wherein the variable attenuator comprises a semiconductor element [par. 0061], and changes the amount of attenuation of the RF signal due to change in a resistance component of the semiconductor element by using the voltage signal to thereby perform the variable control on the amplification gain and the level control on the RF pulse signal. Regarding claim 17, Fukano in view of Arisawa discloses [par. 0061] wherein the variable attenuator forms an attenuator network with the semiconductor element and resistive elements. Regarding claim 18, Fukano in view of Arisawa discloses [par. 0061] wherein the variable attenuator forms an attenuator network with the semiconductor element and resistive elements. Regarding claims 19 and 20, Fukano discloses all the features with respect to claims 11 and 12 as outlined above. Fukano further discloses [see fig. 10] conversion gain amplification unit [8 and 9]. Fukano does not explicitly disclose a variable attenuator amplifier for varying the amount of attenuation of the RF signal by using the control signal, in which the control signal is a control code, the variable attenuator amplifier comprises a variable attenuator consisting of a plurality of resistors having different resistance values, and switches the resistors by using the control code to perform the variable control on the amplification gain and the level control on the RF pulse signal. However, Arisawa discloses a variable attenuator amplifier [fig. 16 and 19] that varies an amount of attenuation of signal [SC] by using control signal [TX] and the variable attenuator amplifier comprises a variable attenuator [82] consisting of a plurality of resisters [fig. 9, par. 0057-0061] having different resistance values, and switches the resisters by using the control code [TX]. It would have been obvious for a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the invention of Fukano by incorporate variable attenuator amplifier as taught in Arisawa in order to provide change the amount of attenuation of an RF signal passing through the variable attenuator by using the voltage signal to thereby perform the variable control on the amplification gain and the level control on the RF pulse signal. Claims 20-21 and 23-26 are rejected under 35 U.S.C. 103 as being unpatentable over Fukano et al. in view of Zhu (US 2011/0050333) further in view of Mamezaki (JP 2007019821A). Regarding claims 20-21 and 23-24, Fukano discloses all the features with respect to claims 11 and 12 as outlined above. Fukano further discloses [see fig. 10] conversion gain amplification unit [8 and 9]. Fukano does not explicitly disclose wherein the pulse conversion/variable gain amplification unit is a conductance amplifier that varies a mutual conductance by using the control signal, in which the control signal is a voltage signal, and the conductance amplifier comprises a semiconductor element, and performs the variable control on the amplification gain by changing the mutual conductance of the semiconductor element by using the voltage signal and the level control on the RF pulse signal. However, Zhu discloses variable gain amplification unit [fig. 5] is a conductance amplifier [10/11] that varies a mutual conductance [Gm] by using a control signal [131], in which the control signal is a voltage signal/a control code [par. 0062-0083]. It would have been obvious for a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the invention of Fukano by incorporate variable attenuator amplifier as taught in Zhu in order to perform the variable control on the amplification gain by changing the mutual conductance of the semiconductor element by using the voltage signal and the level control on the RF pulse signal. Fukano in view of Zhu discloses the conductance amplifier comprises a semiconductor element. However, Mamezaki disclose a conductance amplifier comprises a semiconductor element [page 5]. It would have been obvious for a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the invention of Fukano/Zhu by incorporate semiconductor element as taught in Zhu in order to utilize known conductance amplifier. Regarding claim 25, Fukano in view of Zhu further in view of Mamezaki discloses wherein the conductance amplifier comprises a plurality of capacitors [115, fig. 5] having different capacitance values, the pulse conversion/variable gain amplification unit switches the capacitors by using the control code [131] to vary the mutual conductance, thereby performing the variable control on the amplification gain and the level control on the RF pulse signal. Regarding claim 26, Fukano in view of Zhu further in view of Mamezaki discloses wherein the conductance amplifier comprises a plurality of capacitors [115, fig. 5] having different capacitance values, the pulse conversion/variable gain amplification unit switches the capacitors by using the control code [131] to vary the mutual conductance, thereby performing the variable control on the amplification gain and the level control on the RF pulse signal. Claims 27-28 are rejected under 35 U.S.C. 103 as being unpatentable over Fukano et al. in view of Zhu and Mamezaki further in view of Yan et al. (CN 112787604 and Yan hereinafter). Regarding claims 27-28, Fukano in view of Zhu and Mamezaki discloses all the features with respect to claims 23 and 24 as outlined above. Fukano in view of Zhu and Mamezaki further discloses [see fig. 10] conversion gain amplification unit [8 and 9]. Fukano in view of Zhu and Mamezaki does not explicitly disclose wherein the pulse conversion/variable gain amplification unit comprises a plurality of conductance amplifiers having different mutual conductance values, and switches the conductance amplifiers by using the control code to vary the mutual conductance, thereby performing the variable control on the amplification gain and the level control on the RF pulse signal. However, Yan discloses amplification unit [fig. 2] comprises a plurality of conductance amplifiers [131] having different mutual conductance values, and switches the conductance amplifiers by using control code [EN] to vary the mutual conductance. It would have been obvious for a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the invention of Fukano in view of Zhu and Mamezaki by incorporate plurality of conductance amplifiers as taught in Yan in order to thereby performing the variable control on the amplification gain and the level control on the RF pulse signal. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to METASEBIA T RETEBO whose telephone number is (571)272-9299. The examiner can normally be reached M - F 8:30 - 5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at 571-270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /METASEBIA T RETEBO/ Primary Examiner, Art Unit 2836
Read full office action

Prosecution Timeline

Jun 05, 2024
Application Filed
Jun 29, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12676617
DETERMINISTIC JITTER COMPENSATION SCHEME FOR DTC TIMING PATH
3y 9m to grant Granted Jul 07, 2026
Patent 12676609
DEGRADATIONS DETECTION FOR MOS-TRANSISTORS AND GATE-DRIVERS
2y 3m to grant Granted Jul 07, 2026
Patent 12671410
Miller Clamping Circuit for Driving Wide Bandgap High Voltage Power Device
2y 3m to grant Granted Jun 30, 2026
Patent 12665583
SIGNAL TRANSMISSION DEVICE CAPABLE OF SHORTENING TURN-OFF TIME OF CONTROLLED SOURCE IN ELECTROMAGNETIC METHOD
1y 7m to grant Granted Jun 23, 2026
Patent 12652040
DIP INJECTION FOR GATE DRIVERS
2y 7m to grant Granted Jun 09, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
95%
With Interview (+5.4%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 655 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month