DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1-12 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Osako et al. (US 11088614).
PNG
media_image1.png
433
649
media_image1.png
Greyscale
PNG
media_image2.png
516
632
media_image2.png
Greyscale
PNG
media_image3.png
453
603
media_image3.png
Greyscale
With respect to claim 1, fig. 1, 2 and 5 of Osako et al. (US 11088614) discloses an active voltage compensation device for actively compensating for noise occurring in each of two or more high-current paths (140) in a common mode, the active voltage compensation device comprising: a sensing unit (110) including a sensing transformer (L1R1-L1N) to sense a noise current in the common mode in the two or more high-current paths to generate an output signal (VCT) corresponding to the noise current; an amplification unit (131 or OP2) to amplify the output signal of the sensing unit to generate an amplified signal; an amplified signal feedback unit (130 with C1 note: Op2 and Op1 also would serve this purpose as each have feedback to the input of the amplifier) to transmit a feedback signal corresponding to the amplified signal of the amplification unit back to the amplification unit; and a compensation unit (120 without C1) including a compensation transformer (L2R1-L2N) to generate a compensation voltage on the two or more high-current paths based on an output voltage corresponding to the amplified signal, wherein the amplified signal feedback unit (130) comprises at least one passive element (R4), and a value of the at least one passive element is determined based on a turns ratio of the sensing transformer and the compensation transformer, or based on a target voltage gain of the amplification unit (Note: the gain of alpha and beta of 131/132 is based on the value of R4, see Col. 10 lines 37-42).
With respect to claim 2, Osako discloses the active voltage compensation device of claim 1, wherein the amplification unit comprises a first amplification unit (Op2) and a second amplification unit (OP3), wherein the first amplification unit amplifies the output signal of the sensing unit to generate the output voltage, and the second amplification unit is connected to the first amplification unit and generates an output current required for noise compensation.
With respect to claim 3, Osako discloses the active voltage compensation device of claim 1, wherein the sensing unit (110) is in a form in which a wire for generating an input voltage of the amplification unit is additionally wound around a common mode (CM) choke around which the two or more high-current paths are wound.
With respect to claim 4, Osako discloses the active voltage compensation device of claim 1, wherein the compensation unit (120) is formed such that a wire for outputting the output signal of the amplification unit passes through a core (core of 110), and the two or more high-current paths (140) pass through the core or are wound around the core one or more times.
With respect to claim 5, Osako discloses the active voltage compensation device of claim 1, wherein the two or more high-current paths (140) transmit a high current supplied by a second device (2) to a first device (20), and the amplification unit comprises a non-integrated circuit unit (transistors in 135) and one chip integrated circuit unit (op-amps OP2-Op4), wherein the non-integrated circuit unit is designed according to at least one power system of the first device and the second device, and the one chip integrated circuit unit is independent of power rating specifications of the first device and the second device. (Here, an off the shelf amplifier can be used and bipolar transistors selected according to the optimization principles of the device.)
With respect to claim 6, Osako discloses the active voltage compensation device of claim 5, wherein the non-integrated circuit unit is designed according to power rating of the first device. (Here, bipolar transistors would be selected according to optimization principles of the device.)
With respect to claim 7, Osako discloses the active voltage device of claim 6, wherein, according to a design of the non-integrated circuit unit (transistors in 135), the one chip integrated circuit unit (OP amps 2-4) is used for the first device of various power systems. (Here, although the amplifier is used in various power systems, this is understood to be intended use of the integrated circuit unit).
With respect to claim 8, Osako discloses the active voltage compensation device of claim 5, wherein the one chip integrated circuit unit comprises a first integrated circuit unit and a second integrated circuit unit, wherein the second integrated circuit unit comprises a first transistor, a second transistor, and one or more resistors (Here, an operational amplifier as such is made of multiple transistor and resistors).
With respect to claim 9, Osako discloses the active voltage compensation device of claim 8, wherein the first integrated circuit unit comprises one or more transistors. (Here, an operational amplifier as such is made of multiple transistor and resistors).
With respect to claim 10, Osako discloses the active voltage compensation device of claim 5, wherein a configuration of the one chip integrated circuit unit (OP amps 2-4) is independent of a turns ratio of the sensing transformer and the compensation transformer (inside 120) and a target voltage gain of the amplification unit (131).
With respect to claim 11, Osako discloses the active voltage compensation device of claim 1, wherein the amplified signal feedback unit (130 and C1) comprises a plurality of resistors (R0 and R3-R16) and a capacitor (Here C1).
With respect to claim 12, Osako discloses the active voltage compensation device of claim 1, wherein: the amplification unit (OP2) comprises a non-integrated circuit part and a one -chip ( Here 134 is integrated) circuit part, and the amplified signal feedback unit (op2 or op1) is disposed in the non-integrated part.
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
Jeong et al. (US 20220029548)
Nagasawa (US 11843384)
Conclusion
Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to KHAREEM E ALMO whose telephone number is (571)272-5524. The examiner can normally be reached M-F (8:00am-4:00pm).
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Menatoallah Youssef can be reached at M-F (8:00am-4:00pm). The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/KHAREEM E ALMO/Examiner, Art Unit 2849
/Menatoallah Youssef/SPE, Art Unit 2849