Prosecution Insights
Last updated: October 04, 2026
Application No. 18/737,636

FEEDBACK CIRCUIT WITH ADJUSTABLE LOOP GAIN FOR A BOOST CONVERTER

Final Rejection §103
Filed
Jun 07, 2024
Priority
Dec 09, 2021 — EU 21213515.6 +2 more
Examiner
LAXTON, GARY L
Art Unit
2838
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Goodix Technology (Hk) Company Limited
OA Round
2 (Final)
86%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
92%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
965 granted / 1116 resolved
+18.5% vs TC avg
Moderate +6% lift
Without
With
+5.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
27 currently pending
Career history
1135
Total Applications
across all art units

Statute-Specific Performance

§101
0.9%
-39.1% vs TC avg
§103
33.0%
-7.0% vs TC avg
§102
33.3%
-6.7% vs TC avg
§112
15.8%
-24.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1116 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments with respect to the claim(s) have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Claim Rejections - 35 USC § 103 The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action. Claim(s) 1-2, 4-5, 8-9 and 16-19 is/are rejected under 35 U.S.C. 103 as being unpatentable over Littlefield (US 5959443) in view of Nebrigic et al. (US 7208928) and further in view of applicant’s admitted prior art figure 1 (APA fig. 1). Claims 1, 8 and 19; Littlefield discloses a feedback circuit for a converter circuit wherein the feedback circuit comprises: a measurement resistance (103) configured to receive a current (from 102); a feedback resistance (R1); a gain circuit (400) comprising a gain output (VIL) and configured to receive a sensed voltage (across Rs) associated to the measurement resistance (103), and to provide, at the gain output, a gain signal (VIL) generated based on the sensed voltage; and a comparison circuit (404) comprising a comparison output (to R), and configured to generate a comparison signal (reset signal R), at the comparison output, wherein the comparison signal is generated based on the gain signal (VIL), a voltage drop across the feedback resistance (R1) and a reference signal (Vc). However, Littlefield does not disclose the converter being a boost converter and Littlefield does not disclose an adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit. Nebrigic et al. teach that DC-DC converter circuits can be configured as a buck or boost converter configuration (see figs. 2A and 2B) depending on whether a stepped up or stepped down output voltage is desired. Applicant’s own admission (fig. 1) clearly illustrate that the adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit is already known feature in the art. The target output voltage for the converter circuit is set by choosing an appropriate value for the current using an adjustable current source. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was effectively filed to modify Littlefield to include a boost converter since buck and boost configuration are old and well known in the art and since Nebrigic et al. teach that DC converter can be configured as a buck or a boost converter depending on whether a higher output voltage than the input voltage is desired; and, it would have been obvious to include an adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit to set the target output voltage for the converter circuit by choosing an appropriate value of current using the adjustable current source. Claim 2; gain circuit 400 is connected to the resistor RS at both ends; see figure 3. Claim 4; comparator 404 is coupled to reference signal Vc input to first input (- ), R1 and VIL from gain circuit 400 coupled to second input (+). Claim 5; gain circuit and second end of R1 connected to (-) input of 404. Claim 9; R1 is coupled to the output through gain circuit 400 and resistor Rs. Claim 9; R1 is coupled to the output through gain circuit 400 and resistor Rs. Claim 15; this is normal boost converter operation. Obviously when a boost configuration is used, as taught by Nebrigic et al., the boost converter will be in a charging state when the low side switch is ON and the high side will be OFF, so the gain output of the gain circuit would be zero since no current flows to the output because the high side switch would be OFF. And obviously, when in the discharge state, energy is released, inductor current flows to the output through the measuring resistor and the gain circuit would be non-zero because the high side switch would be ON the low side would be OFF. Claim 16; a converter circuit comprising: a feedback circuit for a converter circuit, wherein the feedback circuit comprises: a measurement resistance (Rs) configured to receive a current; a feedback resistance (R1); a gain circuit (400) comprising a gain output and configured to receive a sensed voltage associated to the measurement resistance (Rs), and to provide, at the gain output, a gain signal generated based on the sensed voltage (across Rs); and a comparison circuit (400) comprising a comparison output, and configured to generate a comparison signal, at the comparison output, wherein the comparison signal is generated based on the gain signal (VIL), a voltage drop across the feedback resistance (R1) and a reference signal (Vc); an inductor (102); an input terminal (Vin) configured to receive an input voltage; an output terminal (Vout) configured to provide an output voltage; a control circuit (300) configured to switch the circuit to perform cycles wherein each cycle comprises an energy discharging state (101 OFF) in which the inductor provides energy to the output terminal and an energy charging state (101 ON) in which the inductor stores energy provided by the input voltage; wherein the control circuit is configured to switch the converter circuit based on the comparison signal (404). However, Littlefield does not disclose the converter being a boost converter and Littlefield does not disclose an adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit. Nebrigic et al. teach that DC-DC converter circuits can be configured as a buck or boost converter configuration (see figs. 2A and 2B) depending on whether a stepped up or stepped down output voltage is desired. Applicant’s own admission (fig. 1) clearly illustrate that the adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit is already known feature in the art. The target output voltage for the converter circuit is set by choosing an appropriate value for the current using an adjustable current source. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was effectively filed to modify Littlefield to include a boost converter since buck and boost configuration are old and well known in the art and since Nebrigic et al. teach that DC converter can be configured as a buck or a boost converter depending on whether a higher output voltage than the input voltage is desired; and, it would have been obvious to include an adjustable current source coupled to the second end of the feedback resistance and to the second comparison input of the comparison circuit to set the target output voltage for the converter circuit by choosing an appropriate value of current using the adjustable current source. Claims 17 and 18; typical configuration and switching operation of a boost converter taught by Nebrigic et al. Allowable Subject Matter Claim 3 and 6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 10-15, 21 and 22 are allowed. The following is a statement of reasons for the indication of allowable subject matter: the reasons were stated in the previous office action dated 4/07/2026. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US 20160359414 Ozanoglu et al. disclose a switching power supply; US 7719243 Balogh disclose a power converter circuit. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to GARY L LAXTON whose telephone number is (571)272-2079. The examiner can normally be reached Monday-Friday, 8 am-4 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Crystal Hammond can be reached at 571-270-1682. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /GARY L LAXTON/Primary Examiner, Art Unit 2838 8/31/2026
Read full office action

Prosecution Timeline

Jun 07, 2024
Application Filed
Apr 07, 2026
Non-Final Rejection mailed — §103
Jun 24, 2026
Response Filed
Sep 02, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749982
TRAPEZOIDAL CURRENT CONTROL IN ELECTRONIC TRANSFORMERS
3y 1m to grant Granted Sep 29, 2026
Patent 12749974
DC-TO-DC CONVERTER AND CONFIGURABLE OUTPUT MAGNITUDE AND POLARITY
2y 5m to grant Granted Sep 29, 2026
Patent 12746835
IN-VEHICLE CHARGING DEVICE
2y 3m to grant Granted Sep 29, 2026
Patent 12748139
POWER CONVERSION SYSTEM AND CONTROL METHOD THEREFOR
1y 10m to grant Granted Sep 29, 2026
Patent 12744457
POWER CONVERTER AND METHOD OF CONTROLLING THE SAME
2y 11m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
86%
Grant Probability
92%
With Interview (+5.8%)
2y 2m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 1116 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month