Prosecution Insights
Last updated: May 29, 2026
Application No. 18/752,047

COMPOUND SEMICONDUCTOR BASED RANDOM ACCESS MEMORY

Non-Final OA §112
Filed
Jun 24, 2024
Examiner
YANG, HAN
Art Unit
2824
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Wisconsin Alumni Research Foundation
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
3m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
825 granted / 896 resolved
+24.1% vs TC avg
Moderate +12% lift
Without
With
+11.7%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 2m
Avg Prosecution
16 currently pending
Career history
911
Total Applications
across all art units

Statute-Specific Performance

§101
2.3%
-37.7% vs TC avg
§103
58.4%
+18.4% vs TC avg
§102
29.6%
-10.4% vs TC avg
§112
4.5%
-35.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 896 resolved cases

Office Action

§112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION Claim Rejections - 35 USC § 112 1. The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. 2. Claims 1-16 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. In independent claim 1, 11, the applicant claimed “the first inverter output connected to either the first transistor or the second transistor;… the second inverter output connected to either the third transistor or the fourth transistor” the applicant is claiming Fig. 2 where the inverter connect to first and third transistors, and Fig. 4 where the inverter connect to second and fourth transistors. Two different embodiments is incorporate in a single claim, each claim can only claim one embodiment, please fix. The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. 3. Claims 1-16 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. In independent claim 1, 11, the applicant claimed “the first inverter output connected to either the first transistor or the second transistor… the second inverter output connected to either the third transistor or the fourth transistor” the applicant is claiming Fig. 2 where the inverter connect to first and third transistors, and Fig. 4 where the inverter connect to second and fourth transistors. Two different embodiments is incorporate in a single claim, each claim can only claim one embodiment, please fix. Allowable Subject Matter 4. Claims 17-20 are allowed. 5. With respect to independent claims 17, there is no teaching, suggestion, or motivation for combination in the prior art to wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the first access transistor, and the second access transistor is a gallium nitride (GaN) transistor. 6. With respect to dependent claims 18-20, since these claims are depending on claim 17, therefore claims 18-20 are allowable subject matter. 7. Claims 1-16 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. 8. With respect to independent claim 1, there is no teaching, suggestion, or motivation for combination in the prior art to wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor, the first access transistor, and the second access transistor is a gallium nitride (GaN) transistor; and wherein each of the first inverter and the second inverter comprises GaN transistors. 9. With respect to dependent claims 2-10, 16, since these claims are depending on claim 1, therefore claims 2-10, 16 are allowable subject matter. 10. With respect to independent claim 11, there is no teaching, suggestion, or motivation for combination in the prior art to wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor, the first access transistor, and the second access transistor is a gallium nitride (GaN) transistor; and wherein each of the first inverter and the second inverter comprises GaN transistors. 11. With respect to dependent claims 2-10, 16, since these claims are depending on claim 1, therefore claims 2-10, 16 are allowable subject matter. Conclusion 19. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure, DASGUPTA et al (Pub. No.: US 2020/0194552A1). DASGUPTA et al (Pub. No.: US 2020/0194552A1) shows a GaN transistor. 20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Han Yang whose telephone is (571) 270-3048. The examiner can normally be reached on Monday-Friday 8am-5pm with alternate Friday off. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. HY 03/26/2026 /HAN YANG/ Primary Examiner, Art Unit 2824
Read full office action

Prosecution Timeline

Jun 24, 2024
Application Filed
Mar 31, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12633326
PROCESSING METHOD AND APPARATUS FOR CHECK PIN OF MEMORY, DEVICE, STORAGE MEDIUM, AND COMPUTER PROGRAM PRODUCT
2y 2m to grant Granted May 19, 2026
Patent 12625929
STORING WATERMARKS IN A SOFTWARE IMAGE
3y 1m to grant Granted May 12, 2026
Patent 12626743
SYSTEMS AND METHODS FOR READING MULTI-BIT MRAM CELLS
2y 8m to grant Granted May 12, 2026
Patent 12627466
LOW-OBSERVABLE ENCRYPTION DEVICE FOR FACILITATING COMMUNICATIONS
2y 1m to grant Granted May 12, 2026
Patent 12626777
SEMICONDUCTOR MEMORY DEVICE
1y 10m to grant Granted May 12, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
99%
With Interview (+11.7%)
2y 2m (~3m remaining)
Median Time to Grant
Low
PTA Risk
Based on 896 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month