Prosecution Insights
Last updated: May 29, 2026
Application No. 18/760,801

SLEEP MANAGEMENT FOR RTOS ENVIRONMENT

Non-Final OA §103
Filed
Jul 01, 2024
Examiner
YEN, PAUL JUEI-FU
Art Unit
2175
Tech Center
2100 — Computer Architecture & Software
Assignee
Silicon Laboratories Inc.
OA Round
1 (Non-Final)
77%
Grant Probability
Favorable
1-2
OA Rounds
1y 1m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allowance Rate
315 granted / 411 resolved
+21.6% vs TC avg
Strong +22% interview lift
Without
With
+22.1%
Interview Lift
resolved cases with interview
Typical timeline
3y 0m
Avg Prosecution
21 currently pending
Career history
440
Total Applications
across all art units

Statute-Specific Performance

§101
1.8%
-38.2% vs TC avg
§103
86.6%
+46.6% vs TC avg
§102
4.1%
-35.9% vs TC avg
§112
5.3%
-34.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 411 resolved cases

Office Action

§103
DETAILED ACTION This Office Action is sent in response to Applicant’s Communication received 07/01/24 for application number 18/760,801. The Office hereby acknowledges receipt of the following and placed of record in file: Specification, Drawings, Abstract, Oath/Declaration, IDS, and Claims. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Allowable Subject Matter Claims 2-7 and 11-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claims 1 and 10 are rejected under 35 U.S.C. 103 as being unpatentable over Takahashi et al., US 2019/0394341 A1, in view of the ARMv8 Processor Power Management (ARM Power Management) document listed in the IDS, and further in view of Elwakeel, US 2019/0065973 A1. Regarding Claim 1, Takahashi discloses a method of managing sleep mode comprising: implementing a SLEEP ON EXIT feature of an ARM processor to enter sleep mode after all interrupts are serviced and no tasks are ready to execute; and disabling the SLEEP ON EXIT feature when a task is determined to be ready to execute [proceeding to sleep if all the jobs are completed; otherwise, continue to execute the jobs (i.e. sleep disabled), Fig. 8]. However, Takahashi does not explicitly teach a real time operating system (RTOS) environment comprising: operating an ARM processor in both handler mode and thread mode. In the analogous art of ARM processor management, ARM Power Management teaches operating an ARM processor in both handler mode and thread mode [if the SLEEPONEXIT bit of the SCR is set to 1 when the processor completes the execution of all queued exception handlers, it returns to Thread mode and immediately enters into sleep mode (i.e. the system is in handler mode when executing exception handlers, and thread mode when finished), section 1.3.3, pg. 1-12]. It would have been obvious to one of ordinary skill in the art, having the teachings of Takahashi and ARM Power Management before him before the effective filing date of the claimed invention, to incorporate the modes of the processor as taught by ARM Power Management, into the method as disclosed by Takahashi, to provide power savings by only requiring the processor to run when an exception occurs [ARM Power Management, pg. 1-12]. However, the combination of references does not explicitly teach an ARM processor executing in a real time operating system (RTOS) environment. In the analogous art of ARM processor power management, Elwakeel teaches an ARM processor executing in a real time operating system (RTOS) environment [the ARM Processor runs RTOS to ensure robustness of the firmware and handle very complex tasks, par 139]. It would have been obvious to one of ordinary skill in the art, having the teachings of Takahashi, ARM Power Management, and Elwakeel before him before the effective filing date of the claimed invention, to incorporate running an RTOS as taught by Elwakeel, into the method as disclosed by Takahashi and ARM Power Management, to ensure a robust firmware and execution of complex tasks [Elwakeel, par 139]. Regarding Claim 10, Takahashi discloses a device [image forming apparatus 100, Fig. 2], comprising: a processor; and a memory device in communication with the processor [CPU 101, ROM 102, RAM 103, storage device 110]. The remainder of Claim 10 recites limitations similar to those of Claim 1, and is rejected accordingly. Claims 8, 9, 17, and 18 are rejected under 35 U.S.C. 103 as being unpatentable over Takahashi, ARM Power Management, and Elwakeel, and further in view of Huang et al., US 2007/0162772 A1. Regarding Claim 8, Takahashi, ARM Power Management, and Elwakeel disclose the method of Claim 1. However, the combination of references does not explicitly teach wherein sleep mode is always entered from handler mode. In the analogous art of device management, Huang teaches wherein sleep mode is always entered from handler mode [ after the central processing unit executes the interrupt service routine, the chip sends a second control signal to the central processing unit for driving the central processing unit entering a snooping sleep state and enabling the arbiter allowing transmission of the bus master request, then the bus master request is snooped by the central processing unit (i.e. executing the interrupt service routine would necessarily be in the interrupt handler mode, which is when sleep mode is entered), par 10]. It would have been obvious to one of ordinary skill in the art, having the teachings of Takahashi, ARM Power Management, Elwakeel, and Huang before him before the effective filing date of the claimed invention, to incorporate the transition to sleep from handler mode as taught by Huang, into the method as disclosed by Takahashi, ARM Power Management, and Elwakeel, to ensure efficient power consumption [Huang, par 8]. Regarding Claim 9, Takahashi, ARM Power Management, Elwakeel, and Huang disclose the method of Claim 8. Huang further teaches wherein sleep mode is entered form an interrupt service routine [after the central processing unit executes the interrupt service routine, the chip sends a second control signal to the central processing unit for driving the central processing unit entering a snooping sleep state and enabling the arbiter allowing transmission of the bus master request, then the bus master request is snooped by the central processing unit, par 10]. Regarding Claims 17 and 18, Takahashi, ARM Power Management, and Elwakeel disclose the device of Claim 10. Claims 17 and 18 recite limitations similar to those of Claim 8 and 9, respectively, and are rejected accordingly. Conclusion Applicant is reminded that in amending a response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR §1.111(c). Any inquiry concerning this communication or earlier communications from the examiner should be directed to PAUL J YEN whose telephone number is (571)270-5047. The examiner can normally be reached M-F 8-5 PT. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrew J Jung can be reached at (571) 270-3779. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Paul Yen/Primary Examiner, Art Unit 2175
Read full office action

Prosecution Timeline

Jul 01, 2024
Application Filed
May 07, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12638900
SIGNALLING POWER LEVEL THRESHOLD EVENT TO PROCESSING CIRCUITRY
3y 0m to grant Granted May 26, 2026
Patent 12613565
CONTROLLING A POWER CONSUMPTION OF CIRCUITRY
2y 4m to grant Granted Apr 28, 2026
Patent 12608481
OFFLOADING SECURE BOOT DURING STARTUPS OF DATA PROCESSING SYSTEMS
2y 0m to grant Granted Apr 21, 2026
Patent 12596489
MEMORY SYSTEM AND POWER SUPPLY CONTROL CIRCUIT
2y 2m to grant Granted Apr 07, 2026
Patent 12596425
APPARATUS AND METHOD FOR OPERATING CENTRAL-PROCESSING UNITS IN SLEEP MODE
2y 0m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
77%
Grant Probability
99%
With Interview (+22.1%)
3y 0m (~1y 1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 411 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month