Prosecution Insights
Last updated: May 04, 2026
Application No. 18/771,670

BATTERY SIMULATOR WITH A REDUCED NEED FOR ELECTRICAL COMPONENTS

Non-Final OA §103
Filed
Jul 12, 2024
Priority
Aug 22, 2023 — EU 23192609.8 +1 more
Examiner
LE, SON T
Art Unit
2858
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Dspace GmbH
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
10m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
547 granted / 665 resolved
+14.3% vs TC avg
Moderate +14% lift
Without
With
+14.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
14 currently pending
Career history
679
Total Applications
across all art units

Statute-Specific Performance

§101
4.9%
-35.1% vs TC avg
§103
48.8%
+8.8% vs TC avg
§102
27.2%
-12.8% vs TC avg
§112
13.5%
-26.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 665 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). The certified copy has been filed in parent Application No. DE102023122410.7 or EP23192609.8, filed on 8/22/23. Information Disclosure Statement The information disclosure statement (IDS) submitted on 7/16/24. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-2 and 4 is/are rejected under 35 U.S.C. 103 as being unpatentable over Dixon et al. (US 20240103083, hereinafter Dixon), and further in view of Applicant Admitted Prior Art (hereinafter AAPA). Regarding to claim 1, Dixon discloses a battery simulator (title and paragraph 0029) comprising: a first electrical circuit having a first cell voltage (fig. 2 shows circuit with first cell voltage 100[1]), dropping across a first subsection of the first electrical circuit, for simulating the electrical voltage of a first battery cell (fig. 1-2 and paragraph 0029 shows and discloses the voltage at output 108); a controller to regulate the first cell voltage, the first cell voltage being connected to a local circuit ground (fig. 1 and paragraph 022 shows and discloses control 120 couple to voltage regulator 112); and a second cell voltage regulated by the controller and dropping across a second subsection of the first electrical circuit (fig. 2 shows second cell voltage 100[2] regulated by adjustable voltage regulator 2), the second cell voltage being connected to the same local circuit ground to simulate an electrical voltage of a second battery cell (fig. 2 and paragraph 006 shows virtual grounding and which may replicate the multiple output voltages provided by a multi-cell battery), wherein the second cell voltage is connected in series to the first cell voltage such that the local circuit ground forms a pole of the first cell voltage and the second cell voltage (fig. 2 shows second cell voltage connected in series with first cell voltage with respected to virtual grounding). Fig. 2 of Dixon shows multiple duplication of circuit in fig.1; and Fig. 1 of the instant application discloses a prior art of a battery simulator included a first electrical circuit having a first cell voltage dropping across a first subsection of the first electrical circuit, for simulating the electrical voltage of a first battery cell (Uz1) and controller 22 to regulate the first cell voltage, the first cell voltage being connected to a local circuit ground. Therefore, by incorporate Fig. 1 of the instant application into fig. 2 of Dixon would form a battery simulation as claimed. Therefore, At the time before the effective filing date, it would be obvious to a POSITA to incorporate AAPA to Dixon in order to calculate a target specification for the respective cell voltage. Regarding to claim 3, Dixon in view of AAPA discloses the battery simulator according to claim 1, further comprising a second electrical circuit (fig. 2 of Dixon shows a second electrical circuit corresponded to output 100[3]), which is designed substantially identical to the first electrical circuit, to provide a third cell voltage for simulating the electrical voltage of a third battery cell (fig. 2 output 100[3]) and a fourth cell voltage (fig. 2 output 100[4]) for simulating the electrical voltage of a fourth battery cell, the second electrical circuit being electrically connected to the first electrical circuit such that the first cell voltage, the second cell voltage, the third cell voltage, and the fourth cell voltage are connected in series (fig. 2 of Dixon shows these circuits connected in series) . Regarding to claim 4, Dixon in view of AAPA discloses the battery simulator according to claim 1, wherein the controller comprises control electronics, the control electronics comprising: a digital isolator; a microcontroller; a digital-to-analog converter; an analog-to-digital converter; a differential amplifier, and an auxiliary voltage supply to provide an operating voltage for the control electronics (fig.1, paragraph 0004-5, 0010 of APAP discloses the first circuit comprising a digital isolator; a microcontroller; a digital-to-analog converter; an analog-to-digital converter; a differential amplifier, and an auxiliary voltage supply to provide an operating voltage for the control electronics and fig 2 of Dixon shows isolator, paragraph 0032-34 of Dixon discloses processors such as microprocessors and digital signal processors, computational entities such as operating systems, drivers, graphical user interfaces. Allowable Subject Matter Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding to claim 3, Dixon in view of AAPA discloses the battery simulator according to claim 1, wherein the first electrical circuit comprises: a voltage source (fig.1[2] AAPA and fig.2 of Dixon shows a voltage source for each battery cell) arranged to apply a supply voltage to the first electrical circuit for operating the electrical components of the first electrical circuit; a first voltage regulator (fig.1[6] AAPA and fig. 2 of Dixon shows the second voltage regulator), which is supplied by the supply voltage and which is arranged to apply the first cell voltage to the first subsection and to regulate it to a first setpoint value; a second voltage regulator (fig. 2 of Dixon shows the second voltage regulator), wherein the controller (fig.1[2] AAPA disclose control electronic 22 and fig.2 of Dixon shows user control 120) is set up to specify the first setpoint value to the first voltage regulator such that the first setpoint value is the same as a target specification for the electrical voltage of the first battery cell and to specify the second setpoint value to the second voltage regulator such that the second setpoint value is the same as the negative value of a target specification for the electrical voltage of the second battery cell. However, the prior arts of record, alone or in combination do not teach or suggest “an inverse converter, which is supplied by the supply voltage and which is connected in parallel to the first voltage regulator; and a second voltage regulator, which is supplied by the output voltage of the inverse converter and which is arranged and designed to apply the second cell voltage to the second subsection and to regulate it to a second setpoint value” including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SON T LE whose telephone number is (571)270-5818. The examiner can normally be reached M to F, 7AM - 4PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eman Alkafawi can be reached at (571)272-4448. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SON T LE/Primary Examiner, Art Unit 2863
Read full office action

Prosecution Timeline

Jul 12, 2024
Application Filed
Mar 31, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12613298
MAGNETIC RESONANCE SCANNING AND IMAGING METHOD AND MAGNETIC RESONANCE IMAGING SYSTEM
2y 0m to grant Granted Apr 28, 2026
Patent 12607675
CIRCUIT BREAKER STATE DETECTOR, AND LOW-VOLTAGE ELECTRICAL SYSTEM INCLUDING CIRCUIT BREAKER STATE DETECTOR
3y 9m to grant Granted Apr 21, 2026
Patent 12607665
ELECTRONIC DEVICES RELATED TO MONITORING OF INTERNAL NODES
2y 5m to grant Granted Apr 21, 2026
Patent 12608036
DIRECT DIGITAL SYNTHESIZER CIRCUIT, MEASUREMENT SYSTEM, AND METHOD OF OPERATING A DIRECT DIGITAL SYNTHESIZER CIRCUIT
2y 4m to grant Granted Apr 21, 2026
Patent 12607674
SWITCHGEAR GROUND AND TEST DEVICE HAVING GROUND SHOE ASSEMBLY WITH CONDUCTIVE CLAMP ASSEMBLY AND ASSOCIATED METHODS
2y 1m to grant Granted Apr 21, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
97%
With Interview (+14.5%)
2y 8m (~10m remaining)
Median Time to Grant
Low
PTA Risk
Based on 665 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month