Prosecution Insights
Last updated: April 19, 2026
Application No. 18/774,954

DETECTION CIRCUIT FOR POWER LOAD AND METHOD FOR DETECTION THEREOF

Non-Final OA §102§112
Filed
Jul 17, 2024
Examiner
AURORA, REENA
Art Unit
2858
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Infsitronix Technology Corporation
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
2y 8m
To Grant
73%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
1010 granted / 1161 resolved
+19.0% vs TC avg
Minimal -14% lift
Without
With
+-14.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
30 currently pending
Career history
1191
Total Applications
across all art units

Statute-Specific Performance

§101
2.1%
-37.9% vs TC avg
§103
25.3%
-14.7% vs TC avg
§102
34.0%
-6.0% vs TC avg
§112
28.1%
-11.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1161 resolved cases

Office Action

§102 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1 – 13 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. As to claims 1 and 9, applicant is claiming that the power ratio signal is applied to control an output power of the power supply. However, it is unclear from the claim language how the power signal ratio is controlling an output power of the power supply. It is also unclear where is the power ratio signal is applied to control an output power of the power supply. Due to the absence of recitation of any steps to control an output power of the power supply the claim has been rendered indefinite. Claims 2 - 8 are rejected by virtue of their dependency on claim 1. Claims 10 - 13 are rejected by virtue of their dependency on claim 9. Claims 1 and 9 are rejected in so far as understood by the Examiner. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1 and 9 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Liao et al. (2013/0250631). As to claim 1, Liao et al. (hereinafter Liao) discloses a power supply circuit with power factor correction function, and automatic gain control, circuit therefore and control method thereof comprising: a sensing circuit (Fig. 2, 220; Fig. 6, 6032; Fig. 7, 7032), [0040], [0045, the load driver circuit 603 has a differential amplifier circuit A3, a power stage circuit 6031, and a current sense circuit 6032.], coupled to a power supply (Fig. 2B, 200), including a plurality of impedance devices (Fig. 9A – 9K and Fig. 4), detecting an output power signal (Fig. 2B, 200) of the power supply (Fig. 2B, Vout/Iout), obtaining a sensing impedance (Fig. 6, 6032) from one of the impedance devices (Fig. 9A – 9K) corresponding to the output power signal (Fig. 2B, Vout/Iout), and generating a power sensing signal (Fig. 2B, Vout/Iout) according to the sensing impedance (Fig. 6, 6032) and the output power signal (Fig. 2B, Vout/Iout); and a signal generation circuit (Fig. 2B, 2503; Fig. 8, 9051, 9052), coupled to the sensing circuit (Fig. 6, 6032; Fig. 7, 7032), including a calibration circuit (Fig. 2B, 210, 2503; Fig. 8, 905), generating a power ratio signal (Fig. 8, control signal, 9053, 9054; Fig. 2B, CS; Fig. 6, 7, current sensing signal) according to the power sensing signal (Fig. 2B, Vout/Iout), and the calibration circuit (Fig. 2B, 210, 2503; Fig. 8, 905) generating a calibrating signal (Vrsin, Fig. 2B, 4, 8) according to the power ratio signal (Fig. 8, control signal, 9053, 9054) and feeding the calibrating signal (Vrsin) to the signal generation circuit (Fig. 2B, 2503, Fig. 8, 9051, 9052) for driving the signal generation circuit (Fig. 2B, 2503, Fig. 8, 9051, 9052) further generating the power ratio signal according to the calibrating signal (Fig. 8, Vrsin); where the power ratio signal (Fig. 8, control signal, 9053, 9054; Fig. 2B, CS; Fig. 6, 7, current sensing signal) is applied to control an output power of the power supply ((Fig. 2B, 200; Fig. 4, 8). PNG media_image1.png 260 598 media_image1.png Greyscale PNG media_image2.png 364 606 media_image2.png Greyscale PNG media_image3.png 430 604 media_image3.png Greyscale As to claim 9, Liao et al. (hereinafter Liao) discloses a power supply circuit with power factor correction function, and automatic gain control, circuit therefore and control method thereof comprising: sensing an output power signal of a power supply (Fig. 2B, 200) by a sensing circuit (Fig. 2, 220; Fig. 6, 6032; Fig. 7, 7032), [0040], [0045, the load driver circuit 603 has a differential amplifier circuit A3, a power stage circuit 6031, and a current sense circuit 6032.],and obtaining a sensing impedance (Fig. 6, 6032) from one of a plurality of impedance devices (Fig. 9A – 9K) corresponding to the output power signal (Fig. 2B, Vout/Iout), for generating a power sensing signal (Fig. 2B, Vout/Iout); a signal generation circuit (Fig. 2B, 2503; Fig. 8, 9051, 9052) generating a power ratio signal according to the power sensing signal (Fig. 2B, Vout/Iout); and a calibration circuit (Fig. 2B, 210, 2503; Fig. 8, 905) generating a calibrating signal (Vrsin, Fig. 2B, 4, 8) based on the power ratio signal (Fig. 8, control signal, 9053, 9054) for driving the signal generation circuit (Fig. 2B, 2503, Fig. 8, 9051, 9052) to perform a feedback control (Vrsin) and generate the power ratio signal (Fig. 2B, 2503, Fig. 8, 9051, 9052); where the power ratio signal (Fig. 8, control signal, 9053, 9054; Fig. 2B, CS; Fig. 6, 7, current sensing signal) is applied to control an output power of the power supply (Fig. 2B, 200; Fig. 4, 8). Prior Art of Record The prior art made of record and not relied upon is considered pertinent to applicant s disclosure. Yang (10,044,274) is cited for its disclosure of a protection circuit for power supply. So (4,795,969) is cited for its disclosure of load loss standard for testing and calibrating high voltage power measuring systems. MIRVAKILI (2024/0250611) is cited for its disclosure of systems and methods for supplying power and high precision voltage measurement. Any inquiry concerning this communication or earlier communications from the examiner should be directed to REENA AURORA whose telephone number is (571)272-2263. The examiner can normally be reached M-F: 8:00AM-5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lee Rodak can be reached at 5712705628. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /REENA AURORA/Primary Examiner, Art Unit 2858
Read full office action

Prosecution Timeline

Jul 17, 2024
Application Filed
Feb 03, 2026
Non-Final Rejection — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12601613
SENSOR ARRANGEMENT HAVING A DUAL MAGNET
2y 5m to grant Granted Apr 14, 2026
Patent 12601794
DEVICE AND METHOD FOR DETERMINING AN ORIENTATION OF A MAGNET, AND A JOYSTICK
2y 5m to grant Granted Apr 14, 2026
Patent 12601763
CURRENT SENSOR WITH ADJACENT CONDUCTOR REJECTION
2y 5m to grant Granted Apr 14, 2026
Patent 12596335
RELAY DRIVE SYSTEMS
2y 5m to grant Granted Apr 07, 2026
Patent 12596160
MAGNETIC SENSING DEVICE AND MAGNETIC SENSING METHOD
2y 5m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
73%
With Interview (-14.1%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 1161 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month