Prosecution Insights
Last updated: October 02, 2026
Application No. 18/789,296

CLOCK SYNCHRONIZATION FOR NETWORK END STATIONS

Non-Final OA §102§103
Filed
Jul 30, 2024
Priority
Jul 18, 2024 — provisional 63/672,942
Examiner
FOTAKIS, ARISTOCRATIS
Art Unit
2633
Tech Center
2600 — Communications
Assignee
Texas Instruments Incorporated
OA Round
3 (Non-Final)
72%
Grant Probability
Favorable
3-4
OA Rounds
9m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 72% — above average
72%
Career Allowance Rate
544 granted / 760 resolved
+9.6% vs TC avg
Strong +31% interview lift
Without
With
+30.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
28 currently pending
Career history
798
Total Applications
across all art units

Statute-Specific Performance

§101
4.5%
-35.5% vs TC avg
§103
54.5%
+14.5% vs TC avg
§102
18.3%
-21.7% vs TC avg
§112
17.1%
-22.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 760 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 26, 2026 has been entered. Claim Objections Claim 18 objected to because of the following informalities: In claim 18, “the PLL clock and configuration parameters.” in line 9 should be corrected to “the PLL clock and the configuration parameters.”. Appropriate correction is required. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 16 and 19 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by DP83TG721x-Q1 (“1000BASE-T1 Automotive Ethernet PHY with Advanced TSN and AVB”, Texas Instruments, June 2024). Re claim 16, DP83TG721x-Q1 discloses of a method comprising: receiving, by Ethernet physical (PHY) including packet decoder circuitry (1722 CRF Packet Decode, Figures 5-2 and 5-3), a reference clock generator (wall clock generator as shown in Figures 5-2 and 5-3) coupled to the packet decoder circuitry (the coupling as shown in Figures 5-2 and 5-3), a media clock generator (PLL, Fig.5-2 and clock generator, Fig.5-3) coupled to the reference clock generator (the coupling as shown in Figures 5-2 and 5-3), and control circuitry (comparator, Fig.5-2) coupled to the reference clock generator and the media clock generator (the coupling as shown in Figures 5-2 and 5-3), a clock reference packet (The “1722 CRF Packet Decode” receives as input a clock reference format (CRF) packet, Page 5 and Figure 5-2); decoding, by the packet decoder circuitry of the Ethernet PHY (1722 CRF Packet Decode, Figures 5-2 and 5-3), a time stamp from the clock reference packet (the “1722 CRF Packet Decode” decodes the received CRF packets to generate CRF time stamps, Figure 5-2); adjusting (comparator, Fig.5-2), by the reference clock generator of the Ethernet PHY, a reference clock signal (wall clock, Figures 5-2 and 5-3) based on the time stamp (based on the CRF time stamps, Figure 5-2); and generating, by the media clock generator of the Ethernet PHY, a media clock based on the adjusted reference clock (output of FRAC-PLL/VCXO, Figure 5-2). Re claim 19, DP83TG721x-Q1 discloses of further comprising: receiving, by a coder/decoder (CODEC) (Audio Codec, Figure 5-2), media data (Audio data, Figure 5-2); receiving, by the CODEC, a media clock signal (clock signal from Frac-PLL/VCXO, Figure 5-2); and provide a media stream responsive to the media data and the media clock (data output from CODEC, Figure 5-2). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claim 17 is rejected under 35 U.S.C. 103 as being unpatentable over DP83TG721x-Q1 in view of Sarda (US 2021/0367748). Re claim 17, DP83TG721x-Q1 discloses of further comprising receiving, by the Ethernet PHY, a subsequent clock reference packet; decoding, by the Ethernet PHY, a subsequent time stamp from the subsequent clock reference packet; adjusting, by the Ethernet PHY, the reference clock signal based on the subsequent time stamp; and generating, by the Ethernet PHY, a media clock based on the adjusted reference clock signal (see claim 1 for the current synchronization) ( The DP83TG721-Q1 provides all physical layer functions needed to transmit and receive data over unshielded/shielded single twisted-pair cables, Col 2, Page 1) (The DP83TG721-Q1 performs subsequent synchronizations for subsequent or different data transmissions/receptions). However, DP83TG721x-Q1 does not specifically disclose of wherein the media clock is adjusted over several cycles using a coarse adjustment and at least one fine adjustment. Sarda teaches of a clock being adjusted over several cycles using a coarse adjustment and at least one fine adjustment (Figures 7 – 9). It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to have the media clock adjusted over several cycles using a coarse adjustment and at least one fine adjustment for wide range and high precision. Allowable Subject Matter Claims 1 – 15 are allowed. Claims 18 and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ARISTOCRATIS FOTAKIS whose telephone number is (571)270-1206. The examiner can normally be reached M-F 8:30am-5:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Sam K Ahn can be reached at (571) 272-3044. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ARISTOCRATIS FOTAKIS/ Primary Examiner, Art Unit 2633
Read full office action

Prosecution Timeline

Show 2 earlier events
Mar 27, 2026
Response Filed
Apr 20, 2026
Final Rejection mailed — §102, §103
Jun 18, 2026
Applicant Interview (Telephonic)
Jun 18, 2026
Examiner Interview Summary
Jun 22, 2026
Response after Non-Final Action
Jun 26, 2026
Request for Continued Examination
Jun 29, 2026
Response after Non-Final Action
Sep 22, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12726960
CARRIER AGGREGATION GROUPING BASED ON USER LOCATION IN 5G NR MASSIVE MIMO BEAMFORMING NETWORK
2y 8m to grant Granted Sep 01, 2026
Patent 12719548
LOCALIZATION SYSTEM AND OPERATING METHOD
3y 8m to grant Granted Aug 25, 2026
Patent 12689427
TECHNIQUES FOR INITIAL SIDELINK BEAM FORMING
2y 5m to grant Granted Jul 21, 2026
Patent 12689417
POLAR MULTI-LAYER CODING MULTIPLE INPUT MULTIPLE OUTPUT SCHEME
2y 2m to grant Granted Jul 21, 2026
Patent 12683688
APPLICATION OF ORBITAL ANGULAR MOMENTUM TO FIBER, FSO AND RF
1y 5m to grant Granted Jul 14, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
72%
Grant Probability
99%
With Interview (+30.7%)
2y 11m (~9m remaining)
Median Time to Grant
High
PTA Risk
Based on 760 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month