Prosecution Insights
Last updated: July 17, 2026
Application No. 18/795,172

CONTROL CHIP, SENSING CHIP AND SENSING SYSTEM CONTROL METHOD WITH INFORMATION SECURITY MECHANISM

Non-Final OA §103
Filed
Aug 05, 2024
Examiner
HABTEGEORGIS, MATTHIAS
Art Unit
2491
Tech Center
2400 — Computer Networks
Assignee
Pixart Imaging Inc.
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
86 granted / 111 resolved
+19.5% vs TC avg
Strong +18% interview lift
Without
With
+18.3%
Interview Lift
resolved cases with interview
Typical timeline
3y 0m
Avg Prosecution
17 currently pending
Career history
138
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
93.0%
+53.0% vs TC avg
§102
1.5%
-38.5% vs TC avg
§112
3.0%
-37.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 111 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement No information disclosure statement (IDS) was filed before the mailing date of this office action. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1, 6, 11 and 16 are rejected under 35 U.S.C. 103 as being unpatentable over US-PGPUB No. 2009/0102643 A1 to Haid, and further in view of US-PGPUB No. 2013/0016832 A1 to Yamashita Regarding claim 1: Haid discloses: A control chip (see Fig. 8, Secure Control Chip 94), comprising: a control circuit (p-03: “a data processing circuit”) … a sensor (see Fig. 8, secure sensor 92) … a transmission path (see Fig. 8, the transmission path between secure controller 94 and secure sensor 92) … However, Haid does not explicitly disclose the following limitations taught by Yamashita: [a control circuit], configured to encrypt output information by a key to generate encrypted information (Yamashita, ¶44: “… to encrypt data, the security chip (security device) 20 … generates a scramble key … The security chip 20 … generates the encrypted data by encrypting the encryption target data using the encryption unit 24, and transmits the encrypted data to the host chip 10.”), and configured to output the encrypted information to [a sensor] (¶44: “… generates the encrypted data … and transmits the encrypted data to the host chip 10.”) via [a transmission path] (¶24: “The security chip 20 is connected with a host chip 10 via a bus line or serial line,”), wherein the transmission path and the sensor are outside the control chip (see Fig. 2, the serial line and host chip 10 are outside security chip 20). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention, to modify the teachings of Haid to incorporate the functionality of the security chip to generate encrypted data and transmit to the host chip, as disclosed by Yamashita, such modification would enable the system to prevent information leakage. Regarding claim 6: Haid discloses: A sensing chip (see Fig. 8, Sensing chip module 92), comprising: a sensor (¶03: “a chip module including a sensor,”) … a transmission path (see Fig. 8, the transmission path between secure controller 94 and secure sensor 92) … However, Haid does not explicitly disclose the following limitations taught by Yamashita: [a sensor], configured to encrypt output information by a key to generate encrypted information (Yamashita, ¶44: “… to encrypt data, the security chip (security device) 20 … generates a scramble key … The security chip 20 … generates the encrypted data by encrypting the encryption target data using the encryption unit 24, and transmits the encrypted data to the host chip 10.”), and outputs the encrypted information to a control circuit (Yamashita, ¶44: “… generates the encrypted data … and transmits the encrypted data to the host chip 10.”) via [a transmission path] (Yamashita, ¶24: “The security chip 20 is connected with a host chip 10 via a bus line or serial line,”), wherein the control circuit and the transmission path are outside the sensing chip (Yamashita, see Fig. 2, the serial line and host chip 10 are outside security chip 20). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention, to modify the teachings of Haid to incorporate the functionality of the security chip to generate encrypted data and transmit to the host chip, as disclosed by Yamashita, such modification would enable the system to prevent information leakage. Regarding claim 11: Haid discloses: A sensing system control method (¶70: “methods for protecting a chip module comprising a sensor and/or actuator and a data processing circuit connected between an input/output interface and a sensor and/or actuator …”), applied to a sensing system comprising a sensor in a sensing chip (see Fig. 8, sensor chip module 92), a transmission path (see Fig. 8, see the communication path between sensor chip module 92 and control chip 94) and a control circuit in a control chip (see Fig. 8, control chip 94), comprising: wherein the sensing chip and the control chip are independent from each other (see Fig. 8, sensor chip module 92 and control chip 94 are independent chips), and the transmission path is outside the sensing chip and the control chip (see Fig. 8, the transmission path indicated to be outside both chips). Haid does not explicitly disclose the following limitations taught by Yamashita: encrypting first output information using a first key by the control circuit to generate first encrypted information (Yamashita, ¶44: “The security chip 20 … generates the encrypted data by encrypting the encryption target data using the encryption unit 24, …”); outputting the first encrypted information to the transmission path by the control circuit (Yamashita, ¶44: “The security chip 20 … transmits the encrypted data to the host chip 10.”, see Fig. 2 for the transmission path); and receiving the first encrypted information by the sensor via the transmission path (Yamashita, see Fig. 4, scrambled cipher data Y1 received by host chip 10); It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention, to modify the teachings of Haid to incorporate the functionality of the security chip to generate encrypted data and transmit to the host chip, as disclosed by Yamashita, such modification would enable the system to prevent information leakage. Regarding claim 16: The combination of Haid and Yamashita discloses: The sensing system control method of claim 11, further comprising: encrypting second output information using a second key by the sensor to generate second encrypted information (Yamashita, ¶74: “… the host chip 10 generates a second scramble key S2 by performing the XOR operation on the random number R2 and the second authentication code A2 (s). Then the host chip 10 generates scrambled data X2 … by performing the XOR operation on the encryption target data D2 and the scramble key S22, and transmits the scrambled data X2 to the security chip 20 …”, see Fig. 4); and outputting the second encrypted information to the control circuit via the transmission path (Yamashita, ¶74: “… the host chip 10 generates scrambled data X2 … and transmits the scrambled data X2 to the security chip 20 …”, see Fig. 4). The same motivation which is applied to claim 11 with respect to Yamashita applies to claim 16. Claims 2-4, 7-9, 12-14 and 17-18 are rejected under 35 U.S.C. 103 as being unpatentable over Haid, Yamashita, and further in view of US-PGPUB No. 2013/0002609 A1 to Lim et al. (hereinafter “Lim”) Regarding claim 2: The combination of Haid and Yamashita discloses the control chip of claim 1, but does not explicitly teach the following limitation taught by Lim: wherein the control chip is configured to control an optical navigation system and the sensor is an optical sensor (Lim, ¶21: “… the optical sensor and the microcontroller may be components of the optical navigation device 102 … the microcontroller communicates data to the CPU via a data bus.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 3: The combination of Haid and Yamashita discloses the control chip of claim 1, but does not explicitly teach the following limitation taught by Lim: wherein the output information is information for setting operation parameters of the sensor (Lim, ¶38-39: “Resolution adjustment can be accomplished by having the microcontroller monitor the reported movement information and changing the sensor resolution setting as required by the application. … the optical navigation sensor 202 monitors the native movement information and changes the resolution of the sensor array 128 automatically.”), wherein the operation parameters include addresses or values of registers (Lim, ¶40: “… the resolution of the sensor array 128 is controlled by setting register values.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 4: The combination of Haid and Yamashita discloses the control chip of claim 1, but does not explicitly teach the following limitation taught by Lim: wherein the output information comprises accessing addresses (Lim, see Table 1, Optical Navigation Sensor Register Addresses 0x64 to 0x6b). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 7: The combination of Haid and Yamashita discloses the sensing chip of claim 6, but does not explicitly teach the following limitation taught by Lim: wherein the output information comprises sensing data generated by the sensor (Lim, ¶22: “the optical navigation sensor 202 generates movement data, referred to herein as "native" movement information and provides the native movement information to the microcontroller 204.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 8: The combination of Haid and Yamashita discloses the sensing chip of claim 6, but does not explicitly teach the following limitation taught by Lim: wherein the sensing chip is for an optical navigation system and the sensor is an optical sensor (Lim, ¶21: “… the optical sensor and the microcontroller may be components of the optical navigation device 102 … the microcontroller communicates data to the CPU via a data bus.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 9: The combination of Haid and Yamashita discloses the sensing chip of claim 8, but does not explicitly teach the following limitation taught by Lim: wherein the output information comprises motion data generated by the optical sensor (Lim, ¶22: “… the optical navigation sensor 202 generates movement data,”). The same motivation which is applied to claim 8 with respect to Lim applies to claim 9. Regarding claim 12: The combination of Haid and Yamashita discloses the sensing system control method of claim 11, but does not explicitly teach the following limitation taught by Lim: wherein the sensing system is an optical navigation system and the sensor is an optical sensor (Lim, ¶21: “… the optical sensor and the microcontroller may be components of the optical navigation device 102 … the microcontroller communicates data to the CPU via a data bus.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 13: The combination of Haid and Yamashita discloses the sensing system control method of claim 11, but does not explicitly teach the following limitation taught by Lim: wherein the first output information is information for setting operation parameters of the sensor (Lim, ¶38-39: “Resolution adjustment can be accomplished by having the microcontroller monitor the reported movement information and changing the sensor resolution setting as required by the application. … the optical navigation sensor 202 monitors the native movement information and changes the resolution of the sensor array 128 automatically.”), wherein the operation parameters include addresses or values of registers (Lim, ¶40: “… the resolution of the sensor array 128 is controlled by setting register values.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 14: The combination of Haid and Yamashita discloses the sensing system control method of claim 11, but does not explicitly teach the following limitation taught by Lim: wherein the first output information comprises accessing addresses (Lim, see Table 1, Optical Navigation Sensor Register Addresses 0x64 to 0x6b). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 17: The combination of Haid and Yamashita discloses the sensing system control method of claim 16, but does not explicitly teach the following limitation taught by Lim: wherein the second output information comprises sensing data generated by the sensor (Lim, ¶22: “… the optical navigation sensor 202 generates movement data,”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Regarding claim 18: The combination of Haid and Yamashita discloses the sensing system control method of claim 16, but does not explicitly teach the following limitation taught by Lim: wherein the sensing system is an optical navigation system and the sensor is an optical sensor (Lim, ¶21: “… the optical sensor and the microcontroller may be components of the optical navigation device 102 … the microcontroller communicates data to the CPU via a data bus.”), wherein the second output information comprises motion data generated by the optical sensor (Lim, ¶22: “… the optical navigation sensor 202 generates movement data,”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita by incorporating an optical navigation sensor, and incorporating the functionality of the microcontroller to control the optical navigation system, as disclosed by Lim, such modification would enable the system to output two-dimensional movement information that represents a two-dimensional movement of a surface relative to a sensor array, and is used to move a cursor on a display of a corresponding computing device. Claims 5, 10, 15 and 20 are rejected under 35 U.S.C. 103 as being unpatentable over Haid, Yamashita, and further in view of US-PGPUB No. 2020/0382953 A1 to Li Regarding claim 5: The combination of Haid and Yamashita discloses the control chip of claim 1, but does not explicitly teach the following limitation taught by Li: wherein the key is recorded in a storage device inside the control chip (Li, ¶63: “… the first terminal private key is stored in the first terminal security chip …”), wherein the control chip does not output the key and does not receive the key from outwards, after the key has been recorded in the storage device (Li, ¶63: “… the first terminal private key is stored in the first terminal security chip and cannot be obtained by the external terminal, thereby ensuring the security of the second random number.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita to incorporate the functionality of the method to store the terminal private key in a first terminal security chip, as disclosed by Li, such modification would enable the system to ensure the security of the key by preventing external access. Regarding claim 10: The combination of Haid and Yamashita discloses the sensing chip of claim 6,, but does not explicitly teach the following limitation taught by Li: wherein the key is recorded in a storage device inside the sensing chip, wherein the sensing chip does not output the key and does not receive the key from outwards, after the key has been recorded in the storage device (Li, ¶63: “… the first terminal private key is stored in the first terminal security chip and cannot be obtained by the external terminal, thereby ensuring the security of the second random number.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita to incorporate the functionality of the method to store the terminal private key in a first terminal security chip, as disclosed by Li, such modification would enable the system to ensure the security of the key by preventing external access. Regarding claim 15: The combination of Haid and Yamashita discloses the sensing system control method of claim 11, but does not explicitly teach the following limitation taught by Li: wherein the first key is recorded in a storage device inside the control chip, wherein the control chip does not output the first key and does not receive the first key from outwards, after the first key has been recorded in the storage device (Li, ¶63: “… the first terminal private key is stored in the first terminal security chip and cannot be obtained by the external terminal, thereby ensuring the security of the second random number.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita to incorporate the functionality of the method to store the terminal private key in a first terminal security chip, as disclosed by Li, such modification would enable the system to ensure the security of the key by preventing external access. Regarding claim 20: The combination of Haid and Yamashita discloses the sensing system control method of claim 16, but does not explicitly teach the following limitation taught by Li: wherein the second key is recorded in a storage device inside the sensing chip, wherein the sensing chip does not output the second key and does not receive the second key from outwards, after the second key has been recorded in the storage device (Li, ¶63: “… the first terminal private key is stored in the first terminal security chip and cannot be obtained by the external terminal, thereby ensuring the security of the second random number.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita to incorporate the functionality of the method to store the terminal private key in a first terminal security chip, as disclosed by Li, such modification would enable the system to ensure the security of the key by preventing external access. Claim 19 is rejected under 35 U.S.C. 103 as being unpatentable over Haid, Yamashita, and further in view of US-PGPUB No. 2025/0385788 A1 to Shin Regarding claim 19: The combination of Haid and Yamashita discloses the sensing system control method of claim 16, but does not explicitly teach the following limitation taught by Shin: further comprising: storing the second key to the sensor while manufacturing the sensing chip (Shin, ¶03: “in a process of manufacturing a chip or chipset to be mounted on a semiconductor device, a value of the key may be fused into a one-time programmable (OTP) memory included as a component of the semiconductor device.”). It would have been obvious to one of ordinary skill in the art before the effective filing date of the invention to modify the system architecture of the combination of Haid and Yamashita to incorporate the functionality of the method to fuse a key in a semiconductor device capable of executing security software including a security application into a one-time programmable (OTP) memory included as a component of the semiconductor device while manufacturing a chip, as disclosed by Shin, such modification would enable the system to generate a more secure key encryption key (KEK). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Wang et al. (US 2018/0308890 A1)- disclosed an image sensor chip package, comprising: an image sensor chip; a control chip configured to control the image sensor chip; Any inquiry concerning this communication or earlier communications from the examiner should be directed to MATTHIAS HABTEGEORGIS whose telephone number is (571)272-1916. The examiner can normally be reached M-F 8am-5pm ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William R. Korzuch can be reached at (571)272-7589. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /M.H./Examiner, Art Unit 2491
Read full office action

Prosecution Timeline

Aug 05, 2024
Application Filed
May 04, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12671714
LIMITING THE ABILITY OF RANSOMWARE TO SPREAD WITHIN A DATA CENTER
3y 2m to grant Granted Jun 30, 2026
Patent 12671700
METHOD FOR TRACING PATH OF ATTACK ON SMART CONTRACT ON BLOCKCHAIN
2y 9m to grant Granted Jun 30, 2026
Patent 12659297
APPARATUS AND METHOD FOR INTRUSION DETECTION AND PREVENTION OF CYBER THREAT INTELLIGENCE
2y 8m to grant Granted Jun 16, 2026
Patent 12652296
SYSTEM, METHOD, AND COMPUTER PROGRAM FOR APPLICATION PROGRAMMING INTERFACE (API) SECURITY
2y 1m to grant Granted Jun 09, 2026
Patent 12621263
IMAGE FORMING APPARATUS CAPABLE OF NOTIFYING USER OF ERROR CAUSED DUE TO ZT MODE, METHOD OF CONTROLLING IMAGE FORMING APPARATUS, AND STORAGE MEDIUM
4y 0m to grant Granted May 05, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
96%
With Interview (+18.3%)
3y 0m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 111 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month