Prosecution Insights
Last updated: October 01, 2026
Application No. 18/798,400

INSTRUMENTATION AMPLIFIER CAPABLE OF COMPENSATING OFFSET VOLTAGE

Non-Final OA §103§112
Filed
Aug 08, 2024
Priority
Sep 11, 2023 — RE 10-2023-0120719
Examiner
RETEBO, METASEBIA T
Art Unit
Tech Center
Assignee
Seoul National University R&DB Foundation
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
595 granted / 665 resolved
+29.5% vs TC avg
Moderate +5% lift
Without
With
+5.3%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
26 currently pending
Career history
691
Total Applications
across all art units

Statute-Specific Performance

§101
1.7%
-38.3% vs TC avg
§103
49.2%
+9.2% vs TC avg
§102
30.1%
-9.9% vs TC avg
§112
13.5%
-26.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 665 resolved cases

Office Action

§103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 3-4 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 3 recites “a resistor and a capacitor connected in parallel between a negative input terminal of the second input amplifier and an output terminal of the second input amplifier” in lines 6-8. It is unclear “a resistor and a capacitor” is the same as “a resistor and a capacitor connected in parallel” recited in the same claim line 3. Claim 4 recites “a resistor connected between an output terminal of the second input amplifier and a negative input terminal” in lines 5-6, “a resistor connected between the positive input terminal of the output amplifier and a negative output terminal” in lines 8-9, “a resistor connected between the negative input terminal of the output amplifier and a positive output terminal” in lines 11-12. It is unclear “a resistor” is the same as “a resistor” recited in the same claim line 3. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 1 is rejected under 35 U.S.C. 103 as being unpatentable over Romero et al. (US 2019/0079143 and Romero hereinafter) in view of Kusuda (US 11,139,789) Regarding claim 1, Romero discloses an instrumentation amplifier [100/100’, figs. 1 and 3] comprising: an input chopping circuit [106, fig. 1] configured to convert differential input voltages [104a/104b, fig. 1] into differential chopping input voltages [107a/107b, fig. 1] according to a chopping signal [fchop, fig. 1]; a compensation voltage input circuit [152] configured to generate compensation voltages [152a] according to compensation signals [150a]; an amplifier circuit [114, fig. 1] configured to generate differential output voltages [128, fig. 1] from the differential chopping input voltages and the compensation voltages; a modulation circuit [132, fig. 1] configured to modulate the differential output voltages; an output chopping circuit [134. Fig. 3] configured to generate a bitstream signal [134a, fig. 3] by converting phase of an output of the modulation circuit [output 132, fig. 3] according to the chopping signal; and a filter circuit [138a, fig. 3] configured to filter the bitstream signal. Romero does not explicitly disclose a compensation voltage input circuit configured to generate differential compensation voltages according to differential compensation signals; a compensation chopping circuit configured to generated signals by performing chopping operation on the differential compensation voltages according to the chopping signal and to provide the signals to the compensation voltage input circuit However, Kusuda disclose a compensation voltage input circuit [25, fig. 2A, cl. 8, ln. 11-18] configured to generate differential compensation voltages [output 25] according to differential compensation signals [differential output signal of 13]; a compensation chopping circuit [16] configured to generated signals by performing chopping operation on the differential compensation voltages according to chopping signal [signal from 1 to 13] and to provide the signals to the compensation voltage input circuit. It would have been obvious to one of ordinary skill in the art before the effective filling date of the claimed invention to modify the apparatus of Romero by incorporating the compensation circuit as taught in Kusuda in order to inject the input offset compensation signal for the purpose of suppressing output chopping ripple. Allowable Subject Matter Claims 2 and 5-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 3-4 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 2, Romero in view of Kusuda further discloses wherein the amplifier circuit includes: a first input amplifier [116] configured to receive a positive input voltage [109a] among the differential chopping input voltages, but silent with respect to the above structure in combination with a positive compensation voltage among the differential compensation voltages via two positive input terminals; a second input amplifier configured to receive a negative input voltage among the differential chopping input voltages and a negative compensation voltage among the differential compensation voltages via two positive input terminals; and an output amplifier configured to generate the differential output voltages. This combination has been found to be non-obvious, thus allowed. Regarding claim 5, Romero in view of Kusuda further discloses wherein the filter circuit [138] generates an output [138a], but silent with respect to the above structure in combination with filter circuit generates an average of a first value and a second value as an output thereof, and wherein the first value corresponds to an output of the filter circuit during a first operation performed when the chopping signal has a high level and the second value corresponds to an output of the filter circuit during a second operation performed when the chopping signal has a low level. This combination has been found to be non-obvious, thus allowed. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to METASEBIA T RETEBO whose telephone number is (571)272-9299. The examiner can normally be reached M - F 8:30 - 5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at 571-270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /METASEBIA T RETEBO/Primary Examiner, Art Unit 2836
Read full office action

Prosecution Timeline

Aug 08, 2024
Application Filed
Aug 17, 2026
Non-Final Rejection mailed — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12750055
DEVICE AND METHODS FOR SWITCH CONTROL
3y 0m to grant Granted Sep 29, 2026
Patent 12744523
DRIVING CIRCUIT AND CONTROLLING METHOD FOR POWER TRANSISTOR
2y 4m to grant Granted Sep 22, 2026
Patent 12738937
SIGNAL PROCESSING DEVICE AND CONTROL METHOD
1y 8m to grant Granted Sep 15, 2026
Patent 12726186
THRESHOLD GENERATION CIRCUIT, CORRESPONDING SYSTEM AND METHOD
1y 10m to grant Granted Sep 01, 2026
Patent 12724061
GAN RELIABILITY BUILT-IN SELF TEST (BIST) APPARATUS AND METHOD FOR QUALIFYING DYNAMIC ON-STATE RESISTANCE DEGRADATION
1y 10m to grant Granted Sep 01, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
95%
With Interview (+5.3%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 665 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month