Prosecution Insights
Last updated: October 27, 2026
Application No. 18/798,591

Display Device and Method of Manufacturing Display Device

Non-Final OA §102
Filed
Aug 08, 2024
Priority
Aug 09, 2023 — RE 10-2023-0104258
Examiner
DIALLO, MAMADOU L
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
1241 granted / 1350 resolved
+23.9% vs TC avg
Minimal +3% lift
Without
With
+3.0%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
10 currently pending
Career history
1366
Total Applications
across all art units

Statute-Specific Performance

§101
4.1%
-35.9% vs TC avg
§103
41.0%
+1.0% vs TC avg
§102
34.1%
-5.9% vs TC avg
§112
9.9%
-30.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1350 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application is being examined under the pre-AIA first to invent provisions. Priority Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file. Specification The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification. Information Disclosure Statement The information disclosure statement (IDS) submitted on 08/08/2024 and 04/01/2026 is being considered by the examiner. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-2,15-17 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Saito , US 9461197 B2. PNG media_image1.png 535 687 media_image1.png Greyscale Pertaining to claim1, Saito teaches ( see fig.3 above) A display device including a light emitting element[1], comprising: a first electrode[720]; a second electrode[710]; a light emitting layer [20] between the first electrode[720] and the second electrode[720]; and a reflector[50] that covers side surfaces of the light emitting layer[20] and at least a portion of side surfaces of the first electrode[720], wherein the reflector[50] includes: a first insulating layer[52]; a second insulating layer[51]; and a metal layer[53] between the first insulating layer[52] and the second insulating layer[51]. Pertaining to claim2, Saito teaches ( see fig.3 above) A The display device of claim 1, wherein the metal layer [53] is between the first insulating layer[52] and the second insulating layer[51] , the metal layer[ 53] overlapping the side surfaces and a lower surface of the light emitting layer[20], or overlapping the side surfaces of the light emitting layer[20]. Pertaining to claim15, Saito teaches ( see fig.3 above) A method of manufacturing a display device including a light emitting element[1], comprising: forming a light emitting layer[20] on a substrate[10]; forming a first electrode[720] under the light emitting layer[20]; forming a first insulating layer [52] and a second insulating layer [51] on side surfaces of the light emitting layer[20] and at least a portion of side surfaces of the first electrode[720]; forming a reflective layer [53] between the first insulating layer[52] and the second insulating layer[51]; and forming a second electrode[710] on the light emitting layer[20]. Pertaining to claim16, Saito teaches ( see fig.3 above) The method of claim 15, wherein the reflective layer [53] is formed to overlap the side surfaces of the light emitting layer [20] and the side surfaces and a lower surface of the first electrode[720], or formed to overlap the side surfaces of the light emitting layer [20] and the side surfaces of the first electrode [720]. Pertaining to claim17, Saito teaches ( see fig.10A-10B above)The method of claim 15, wherein forming of the reflective layer[50a] includes: forming the first insulating layer [51a] on the light emitting layer and the first electrode[720]; forming a metal layer [53a] on the first insulating layer[51a]; exposing a portion of the first electrode by patterning the metal layer and the first insulating layer ( see fig.10B]; forming the second insulating layer[52a] on the patterned metal layer and the exposed first electrode[720]; and forming the reflective layer [53a] between the first insulating layer[51a] and the second insulating layer[52a]. Allowable Subject Matter Claim 5-14,22-29 allowed. The following is an examiner's statement of reasons for allowance: The closest prior art of record of Saito , US 9461197 B2 teaches ( see fig.3 above) A display device including a light emitting element[1], comprising: a first electrode[720]; a second electrode[710]; a light emitting layer [20] between the first electrode[720] and the second electrode[720]; and a reflector[50] that covers side surfaces of the light emitting layer[20] and at least a portion of side surfaces of the first electrode[720], wherein the reflector[50] includes: a first insulating layer[52]; a second insulating layer[51]; and a metal layer[53] between the first insulating layer[52] and the second insulating layer[51], but it does not teach or suggest, singularly or in combination, at least the limitations of the independent claim 5 including “a display panel on which a plurality of sub-pixels and lines connected to the plurality of sub-pixels are disposed; and a pixel driving circuit configured to drive the plurality of sub-pixels, wherein the display panel further includes: a plurality of protruded bank patterns in the plurality of sub-pixels; and a light emitting element in each of the plurality of protruded bank patterns” it does not teach or suggest, singularly or in combination, at least the limitations of the independent claim 22 including “forming a display panel on which a plurality of sub-pixels and lines connected to the plurality of sub-pixels are disposed; and forming a pixel driving circuit configured to drive the plurality of sub-pixels, wherein the forming of the display panel further includes: forming a plurality of protruded bank patterns in the plurality of sub-pixels; and forming a light emitting element in each of the plurality of protruded bank patterns” Because no reference alone, nor is there any motivation to combine the details over the prior art to create such limitations in these independent claims, the claims are deemed patentable over the prior art.Claims 6-14,23-29 are also allowed as being directly or indirectly dependent of the allowed base claim(s). Claims 3-4,18-21 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The closest prior art of record of Saito , US 9461197 B2 teaches ( see fig.3 above) teaches the limitation of claim1 " but it does not teach or suggest, singularly or in combination, at least the limitations of the dependent claim3 including “wherein the lower surface and the upper surface of the light emitting layer[20] include: a first flat protrusion and a second flat protrusion on which the first electrode and the second electrode are disposed; and stepped portions at edges of the first flat protrusion and the second flat protrusion, the stepped portions have smaller heights than the first flat protrusion and the second flat protrusion, and the reflector is disposed on at least a portion of the side surfaces of the light emitting layer under the stepped portions.” in combination with the remaining limitations of the claim. it does not teach or suggest, singularly or in combination, at least the limitations of the dependent claim4 including “wherein a lower surface of the light emitting layer on which the first electrode of the light emitting element is disposed and an upper surface of the light emitting layer on which the second electrode is disposed have smaller widths than the side surfaces of the light emitting element between the upper surface and the lower surface of the light emitting layer.” in combination with the remaining limitations of the claim. it does not teach or suggest, singularly or in combination, at least the limitations of the dependent claim18 including “wherein forming of the reflective layer includes: forming the first insulating layer on the light emitting layer and the first electrode; forming a metal layer on the first insulating layer; patterning the metal layer [and the first insulating layer; forming the reflective layer on the side surfaces of the light emitting layer and the first electrode; and forming the second insulating layer on the first insulating layer, the first insulating layer formed on the reflective layer and the side surfaces and a lower surface of the first electrode..” in combination with the remaining limitations of the claim. it does not teach or suggest, singularly or in combination, at least the limitations of the dependent claim20 including “further comprising removing a portion of the light emitting layer under both sides of the second electrode.” in combination with the remaining limitations of the claim. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO 892. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MAMADOU L DIALLO whose telephone number is (571)270-5449. The examiner can normally be reached M-F: 9:00AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, FERNANDO TOLEDO can be reached at (571)272-1867. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /MAMADOU L DIALLO/Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Aug 08, 2024
Application Filed
Oct 13, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12761690
ELECTRONIC APPARATUS AND METHOD OF MANUFACTURING THE SAME
3y 0m to grant Granted Oct 13, 2026
Patent 12764931
SEMICONDUCTOR MEMORY DEVICE
3y 0m to grant Granted Oct 13, 2026
Patent 12765370
MOLDED PACKAGE AND POWER MODULE WITH TEMPERATURE SENSE CAVITY
3y 0m to grant Granted Oct 13, 2026
Patent 12765242
Display Panel
2y 10m to grant Granted Oct 13, 2026
Patent 12757790
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
3y 2m to grant Granted Oct 06, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
95%
With Interview (+3.0%)
2y 0m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1350 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month